Design & Reuse

add encryption, compression ... in your datas

This architecture proposal is based on NVMe offloaded IPs. It is integrated in a FPGA and could be also be integrated in ASIC, allowing to provide des...