Design & Reuse
Catalog of SIP Cores
System on Chip design resources

eMMC 5.1 Device Controller

Arasan's eMMC 5.1 Memory controller is compliant with the latest eMMC 5.1 specification released by JEDEC. The controller provides a peak bandwidth of...