Design & Reuse
Catalog of SIP Cores
System on Chip design resources

DVB-RCS2 Turbo Decoder and Encoder IP Core

On the transmitter side, the turbo-phi encoder architecture is based on a parallel concatenation of two double-binary Recursive Systematic Convolution...