Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Floating-point Adder

High-speed fully pipelined 32-bit floating-point adder/subtracter based on the IEEE 754 standard. Results have a latency of 5 clock cycles. Ideal f...