Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Floating-point Divider

High-speed fully pipelined 32-bit floating-point divider based on the IEEE 754 standard. Features a generic latency from 2 to 49 clock cycles. Ideal ...