Design & Reuse
Catalog of SIP Cores
System on Chip design resources

AES-XTS encryption/decryption IP

SphinX is designed to accommodate the speed, latency and throughput requirements of high performance computer systems main memory / DRAM. The IP imple...