Design & Reuse
Catalog of SIP Cores
System on Chip design resources

OFDM++

The OFDM Transceiver IP Core is a SystemVerilog implementation of configurable OFDM transmit and receive chains. The TX mapper, streaming resource-gri...