Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Asynchronous FIFO alternate design

This version of an asynchronous FIFO eschews the traditional grey code counters for a more complete and secure transfer mechanism between clock domain...