Faraday Announces the Industry's Smallest 0.18um Library-miniLib
miniLib™ is an Ultra High Density (UHD) library based on UMC's 0.18µm GII process technology. It comes with approximately 100 functions and 300+ cells and is fully compatible with most major EDA tools. As a consequence of a seamless collaboration with UMC, the library also fully complies with the high-yield volume production flow.
miniLib™ is a standard cell library designed with drastically shrunk area and reduced power consumption. In real ASIC designs with miniLib™ such as MP3 players and pendrive controllers, miniLib™ has achieved a standard cell area reduction of 30% and a power reduction of 25% without any sacrifice in performance as compared to other 0.18µm standard cell libraries.
“Most IP vendors today place their emphasis on developing high performance IPs using advanced process but ignore the importance of maintaining the competitiveness of customers on more matured process technologies”, said Hsin Wang, Associated vice president of R &D at Faraday. “But in fact, many of the end products today still take low power and low cost as highest concerns of their design requirements.”
Availability
miniLib™ library is available today in UMC 0.18µm GII process technology.
About Faraday Technology Corporation
Faraday Technology Corporation is a leading silicon IP and fabless ASIC vendor. The company's broad IP portfolio includes 32-bit RISC CPUs, DSPs, and PHYs/Controllers for USB 2.0, Ethernet, Serial ATA and PCI Express. With more than 500 employees and 2004 revenue of US$159 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan , Faraday has service and support offices around the world, including the U.S. , Japan , Europe, and China . For more information, please visit: http://www.faraday-tech.com
|
Faraday Technology Corp. Hot IP
Related News
- Faraday's client – Skymedi produced the world's first MultiMediaCard™ 4.0 chip using Faraday's 0.18um Structured ASIC Library
- Zoran Ships ICs with Kilopass' Embedded 0.18um Non-Volatile Memory
- Faraday Announces Ultra-High-Density miniIP Silicon IP Platform for UMC 0.18um Process
- SMIC Adds New Design Kit for its 0.18um CMOS Process for Use with Agilent Technologies'EDA Software
- UMC and Virage Logic Announce Qualification of Embedded Non-Volatile Memory Technology on UMC's 0.18um Logic Process
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |