Mentor buys infant ASIC prototyping tool vendor
![]() |
Mentor buys infant ASIC prototyping tool vendor
By Michael Santarini, EE Times
January 5, 2001 (4:45 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010104S0051
SAN MATEO, Calif. Mentor Graphics Corp. is going into the ASIC prototyping business, having in late December quietly purchased "roll your own emulation" company SpeedGate Design Automation (Austin, Texas) for an undisclosed amount of money, EE Times has learned. The SpeedGate acquisition comes only four months after SpeedGate announced its existence and before the company mass-released its product under the working name FPGA Stuffer. Tom Feist, vice president of marketing at Mentor's Exemplar Logic, said Mentor doesn't plan to keep the FPGA Stuffer name but the technology behind it will be enhanced with other technologies from Mentor's HDL division to create a standalone offering scheduled for beta release later this quarter. "SpeedGate provides unique and complementary technology to partition an ASIC design into multiple FPGAs for really rapid system verification," said Feist. "We plan to combine that with other technology from our HDL and board divisions at Mentor to provide a complete solution for customers." Feist said the SpeedGate technology will be offered through Mentor's HDL division as a standalone product, and the company does not intend to offer hardware to complement the rapid prototyping package. "There is a lot of money to be made in this area, so it is a great buy for Mentor," said Gary Smith, chief EDA analyst at Dataquest Inc. "We recently did our 'Engineers wants and needs study,' and 47 percent said they build their own emulation/prototyping systems." Smith said heretofore the prototyping market had largely been owned by Aptix but now, with Synplicity's Certify product and Mentor buying a very young SpeedGate, rapid prototyping is becoming a hot, if not increasingly competitive market. Mentor will retain SpeedGate's five employees, who will work out of Mentor's Austin campus.
Related News
- Mentor Graphics Introduces SpeedGate Direct System Verification Environment for Rapid ASIC Prototyping
- Monterey Design Systems announces physical design prototyping tool for design closure of ASIC and ASSP designs
- Mentor buys German tool company
- Corigine Delivers a Next-Generation Prototyping System for ASIC and Pre-Silicon Software Development
- Aldec Launches HES-DVM Proto "Cloud Edition" - Giving Engineers Easier Access to FPGA-based ASIC & SoC Prototyping
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |