Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Foundries should drive IP quality
EE Times: Foundries should drive IP quality | |
Kurt A. Wolf (04/18/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160901316 | |
The future success of the IC industry rests heavily on system-on-chip design. Long-term growth depends on our ability to value relationships between SoC design teams and intellectual-property companies. Proactive and diligent IP management directly influences the success of those efforts.
Proactive collaboration among IP users, foundry and IP suppliers is at a remarkably early stage, however. Most IP is still verified as isolated blocks and does not consider chip-level interdependencies. In addition, various IP verification methodologies are just now coming into use. As a result, the potential value and productivity gains that would result from reintegrating the IC design chain are not always delivered. To address this, TSMC proposes a new model in which IP partnerships are selective and actively managed; IP uniqueness is adaptively managed; and quality is rigorously evaluated so it can be used as a primary criterion in the purchasing decision. This is best accomplished by creating a new SoC team member: the chief IP officer.
IP selection is directly related to the intended function of the target SoC. This means there will be varying degrees of integration with manufacturing processes. Often, other IP is required. The overall responsibility for ensuring IP quality thus rests with all three parties to the design effort: IP developers, device designers and foundries. While proactive management of this process is the responsibility of all parties, the foundries must serve as the main driver for this activity.
By Kurt A. Wolf, director of R&D, and Kenneth C. Weng, deputy director of library and IP quality management, Library and IP Management Division at Taiwan Semiconductor Manufacturing Co. Ltd.
| |
- - | |
Related News
- DxO Labs Programmable Core and Image Processing Technology Designed to Drive State-of-the-Art Image Quality for Connected Devices
- Commentary: ESL should drive emulation
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- Global Top 10 Foundries Q4 Revenue Up 7.9%, Annual Total Hits US$111.54 Billion in 2023, Says TrendForce
- OPENEDGES Achieves ISO9001: 2015 Certification, Proving IP Quality for its Customers
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |