MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
IP quality: design's tough nut
![]() | |
EE Times: IP quality: design's tough nut | |
Ron Wilson (04/18/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160901312 | |
Few issues are as contentious as the impact of third-party intellectual property on the quality of a design. Executives in the IP industry are quick to point out that, whatever the case in the bad old days, when most IP companies were small and garage-dwelling, today third-party IP is exhaustively verified, checked for compatibility with a variety of design flows and tested in actual silicon. What could go wrong?
But many design managers level withering criticism at this same IP. "We assess IP quality by surveying the users, not talking to the vendors," Naveed Sherwani, president and CEO of Open Silicon, said at a recent conference. "In this light, all IP is defective, almost by definition."
What statistical data there is on the causes of design spins appears to support Sherwani's pessimism. Respins are often, though certainly not always, caused by problems that lie in third-party IP.
Statistical data can indicate the presence of a problem, but it can't affix blame. And without knowing the mechanism of failure, it is hard to avoid it. Often, anecdotal evidence says IP has problems because it has not been evaluated in the exact functional role in which it is being used, or with the exact design flow or in the current version of the ever-changing semiconductor process.
This leads to a massive network of finger-pointing:
"This IP stinks."
"No it doesn't, no idiot would use it the way you are trying to."
"It violates design rules."
"Not the ones we have."
"No wonder you haven't done a shuttle run with us since 1987."
And on and on.
Clearly, a solution will take cooperation. But just who will lead and who will give how much are, shall we say, not areas of initial agreement.
Taiwan Semiconductor Manufacturing Co. has added urgency to this discussion with a dual proposal (see at right). On the one hand, TSMC's Kenneth Weng and Kurt Wolf argue that IP quality is so important that there should be a chief IP officer in each user organization. On the other hand, TSMC itself rigorously tests and inspects IP listed on its Web site and now offers its own branded libraries picking winners and losers, some would say.
TSMC has clearly taken steps toward a solution. But some are concerned that such a position gives foundries far too much power in the consolidating IP industry, and leaves the users holding far too much responsibility. Artisan Components' Mark Templeton, for instance, argues for a mutual approach to cooperation (see below), leaving the originator of each piece of the technology responsible for its quality. It is a vital question, but not one that's likely to see a quick resolution.
By Ron Wilson (rwilson@cmp.com), semiconductors editor for EE Times
| |
- - | |
Related News
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- Silicon Creations' Engineering Team Completes Training for Automotive Quality Certification
- OneSpin's Newest App Assures Quality of RISC-V Processor Cores for Safety-, Security-Critical Applications
- Allegro DVT Introduces Industry's First HEVC SHVC Encoder IP, Pushes Video Quality to New Levels
- Creonic's Quality Management System Achieves ISO 9001:2015 Certification
Breaking News
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
Most Popular
- BrainChip Gives the Edge to Search and Rescue Operations
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- ASML targeted in latest round of US tariffs
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |