A matter of the design chain
![]() | |
EE Times: A matter of the design chain | |
Mark Templeton (04/18/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160901315 | |
Four critical technologies must come together for the success of a chip design: commercial intellectual property; electronic design automation tools and flows; foundry process information; and the design team's own custom design and chip assembly technique. Let's look at each in turn.
Most commercial IP is high-integrity and low-risk. It has usually been proven in silicon on tens, hundreds or possibly thousands of designs across a large number of processes. A similar argument can be made for commercial design tools. The user community for leading EDA tools is huge. By and large, EDA tool quality is outstanding. Occasionally, a design may fail because a simulation or verification step was not performed thoroughly, but rarely is a tool to blame.
The third critical piece of the puzzle is the foundry's own process models, DRC flows, etc. Even the smallest issue with this level of process abstraction can lead to poor results. Most foundries have become expert at establishing and exhaustively testing these models. Still, it is common for a new process to undergo a transition once volume experience is gained from early customer designs.
The circuitry newly created by the designers will rely totally on the accuracy of the process information, the analysis of the design tools and the skill of the design team. This is where the opportunity is and where the strong design chain partnerships that exist among the foundry, EDA vendors, IP vendors, flow developers and, of course, the actual chip design team come into play.
By Mark Templeton, president and chief executive officer of Artisan Components Inc.
| |
- - | |
Related News
- Cycuity Collaborates with SiFive and BAE Systems to Demonstrate Advanced Microelectronics Design Supply Chain Security
- Siemens advances integrated circuit test and analysis at 5nm and below
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Atmosic Introduces the Multiprotocol ATM34/e Series Adding 802.15.4 Support for Thread and Matter to its Bluetooth LE Portfolio
- Apple-TSMC-Amkor Pact Bolsters U.S. Chip Supply Chain
Breaking News
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
Most Popular
- BrainChip Gives the Edge to Search and Rescue Operations
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- ASML targeted in latest round of US tariffs
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |