A matter of the design chain
![]() | |
EE Times: A matter of the design chain | |
Mark Templeton (04/18/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160901315 | |
Four critical technologies must come together for the success of a chip design: commercial intellectual property; electronic design automation tools and flows; foundry process information; and the design team's own custom design and chip assembly technique. Let's look at each in turn.
Most commercial IP is high-integrity and low-risk. It has usually been proven in silicon on tens, hundreds or possibly thousands of designs across a large number of processes. A similar argument can be made for commercial design tools. The user community for leading EDA tools is huge. By and large, EDA tool quality is outstanding. Occasionally, a design may fail because a simulation or verification step was not performed thoroughly, but rarely is a tool to blame.
The third critical piece of the puzzle is the foundry's own process models, DRC flows, etc. Even the smallest issue with this level of process abstraction can lead to poor results. Most foundries have become expert at establishing and exhaustively testing these models. Still, it is common for a new process to undergo a transition once volume experience is gained from early customer designs.
The circuitry newly created by the designers will rely totally on the accuracy of the process information, the analysis of the design tools and the skill of the design team. This is where the opportunity is and where the strong design chain partnerships that exist among the foundry, EDA vendors, IP vendors, flow developers and, of course, the actual chip design team come into play.
By Mark Templeton, president and chief executive officer of Artisan Components Inc.
| |
- - | |
Related News
- Cycuity Collaborates with SiFive and BAE Systems to Demonstrate Advanced Microelectronics Design Supply Chain Security
- Siemens advances integrated circuit test and analysis at 5nm and below
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Atmosic Introduces the Multiprotocol ATM34/e Series Adding 802.15.4 Support for Thread and Matter to its Bluetooth LE Portfolio
- Apple-TSMC-Amkor Pact Bolsters U.S. Chip Supply Chain
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |