NVE revises MRAM strategy, plans to push IP
![]() | |
EE Times: NVE revises MRAM strategy, plans to push IP | |
Mark LaPedus (04/19/2005 5:55 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160904080 | |
SAN JOSE, Calif. NVE Corp. has revised its strategy in the MRAM market, by saying on Tuesday (April 19) that it has moved towards an intellectual-property (IP) model in the arena. NVE (Eden Prairie, Minn.) said that it had been pushing both IP and standard products for the emerging MRAM market, but the company will apparently discontinue its efforts to sell devices. The company commented on its MRAM strategy after being informed recently by Cypress Semiconductor Corp. that the chip maker has discontinued its efforts to develop MRAM products. Cypress (San Jose) plans to sell the assets of its MRAM subsidiary. NVE's other MRAM licensees include Freescale Semiconductor Inc. and Honeywell International. "Cypress demonstrated 256-kilobit MRAMs working in customers' systems, which was an important accomplishment," NVE President and CEO Daniel A. Baker said in a statement. "There is a large market for MRAM, however the market for Cypress' low-density designs is limited. Furthermore, for us to monetize our intellectual property in the Cypress designs, we would have to sell MRAM in competition with our technology licensees," he said. "We believe that NVE is well-positioned with critical intellectual-property covering a broad range of near-term and long-term MRAM designs," he said. "Our MRAM strategy, therefore, will be to focus on an intellectual property business model, providing technology to enable revolutionary memory design rather than both providing technology and selling devices."
| |
- - | |
Related News
- Cypress forms alliance and invests in MRAM IP developer NVE
- GLOBALFOUNDRIES Appoints Michael Hogan as SVP and General Manager to Support New Market Engagement Strategy
- Everspin Expands Spin-transfer Torque MRAM Ecosystem Support for its 1 Gigabit STTMRAM with Cadence Design IP and Verification IP
- Can We Believe The Hype About China's Domestic IC Production Plans?
- Everspin Enters Pilot Production Phase for the World's First 28 nm 1 Gb STT-MRAM Component
Breaking News
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
- SiFive To Present New Technologies At RISC-V Summit 2019
- Andes certifies Imperas models and simulator as reference for new Andes RISC-V Vectors Core with lead customers and partners
- BrainChip and Tata Consultancy Services (TCS) jointly Present a Demonstration Featuring Its Akida Neuromorphic Technology Platform at NeurIPS 2019
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
Most Popular
- Lift off: De-RISC to create first RISC-V, fully European platform for space
- SiFive Learn Inventor Development System Now AWS Qualified
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
- Cadence and National Instruments Enter into Strategic Alliance Agreement to Enhance Electronic System Innovation
- Veriest marks 1st anniversary of meetup series with special event in Belgrade
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |