picoTurbo Introduces Enhanced Version of the pT-110 Microprocessor Core
picoTurbo Introduces Enhanced Version of the pT-110 Microprocessor Core
The pT-110-Ax Core Adds New Features Including Instruction and Data Scratch-pad Memory
Grenoble, France, -- December 14, 2000 – picoTurbo,Ô Inc., a premier developer of 16/32-bit RISC microprocessor cores for embedded applications, announced today at the IP-based Design 2000 Show the pT-110-Ax core, an enhanced version of the pT-110 32-bit microprocessor core. The Ax version has a new feature set, providing high system performance with instruction and data scratch-pads, instruction pre-fetch, cache lock for critical real-time operations, programmable write-back and write-through, co-processor interface and AMBAÔ bus; enhancing its capabilities and performance over the pT-110 core.
The instruction scratch pad allows the microprocessor to store important sub-routines in local memory, which can feed instructions very quickly to the microprocessor engine without memory penalties and latency of external memory. The data scratch pad also keeps important data close to the engine. These two features are excellent for embedded applications as they enable optimal instruction/data access for critical sub-routines and data storage.
"picoTurbo continues to enhance its product lines by introducing new microprocessor cores tailored for applications which require high performance with low power consumption," stated Bruno Kajiyama, Vice President of Marketing. "The newly enhanced pT-110-Ax core is the latest member of picoTurbo's expanding core family, bringing a new level of functionality and performance with low power and reduced cost to embedded markets."
A co-processor interface allows customers to add a hardware engine to accelerate algorithms or for data processing. As is true of all picoTurbo cores, the pT-110-Ax core
has the ability to execute ARMÒ (version 4T) instructions. Performance is estimated to be 300 MHz under typical process conditions, using 0.7 milliwatts power per MHz, in a 1.9 mm2 die in 0.18um process technology. The pT-110-Ax core also includes full scan with test coverage up to 97.8%. All picoTurbo microprocessor cores are offered in multiple formats and fully tested in silicon.
About picoTurbo
picoTurbo is a premier provider of 16/32-bit RISC microprocessor cores able to execute ARMÒ (version 4T) instructions for wireless, portable, digital consumer and networking devices. picoTurbo's flexible business model delivers high-performance, cost-effective, low-power microprocessor IP to SOC designers. picoTurbo is headquartered in Silicon Valley CA, USA, with an additional design center in Taiwan and distributors in the US, Canada, UK, Israel and Taiwan. For more information on picoTurbo, please visit the web site at <www.picoturbo.com> or call company headquarters at 408-586-8801, fax 408-586-8802 or send an email to <info@picoturbo.com>.
picoTurbo, picoTurbo logo, DesignerNet, pT-100, pT-110, pT-120 and Turn-key IP are trademarks of picoTurbo, Inc.
ARM is a registered trademark and AMBA is a trademark of ARM, Ltd.
All other trademarks are the property of their respective owners.
###
Editorial Contacts:
Lea Schwartz
Point Public Relations
<pointpr@uswest.net>Bruno Kajiyama
picoTurbo, Inc.
408-586-4716
<bkajiyama@picoturbo.com>
Related News
- picoTurbo Introduces New pT-110Mx Microprocessor Core for Advanced Consumer Devices
- Digital Core Design introduces the newest version of the Motorola's 68000 16/32-bit microprocessor with Linux, MAC & debugger
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- CEVA Introduces PentaG - A Comprehensive 5G New Radio Enhanced Mobile Broadband IP Platform for Smartphones, Fixed Wireless Access and Embedded Devices
- CEVA Introduces ClearVox - Advanced Software Package Providing Enhanced Speech Intelligibility for Voice-Enabled Devices
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |