Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Tallika announces immediate availability of DDR I/II Controller Cores
Mesa, AZ., April 28, 2005 – Tallika Corporation, an Intellectual Property and Design Services Company, today disclosed that it has been shipping DDR I/II Controller Core to beta customers.
Tallika’s DDR Controller has been verified using a completely pseudo-random self-checking Verification environment to validate interoperability with the industry’s leading DRAM Manufacturers. Deliverables include Verilog RTL, Reference Physical Implementation, Static Timing Scripts, and Verification Environment.
“Tallika is committed to providing leading edge complete IP solutions to enable our Customers to get to Market faster,” said Hemi Bhatnagar, President, CEO of Tallika Corporation. “Our ability to engage with customers early on at an architecture level, create and provide a best fit Custom IP Core solution, and then complement the solution with best-in-class implementation services/reference implementation, enables us to provide low-risk high-value solutions to our customers in a broad array of market segments”.
Key Features
- Innovative Application side interface for easy integration
- Supports DDR I and II Jedec standards
- Programmable timing parameters
- Supports DDR with 4 and 8 banks active
- Configurable Command and Data queue depths
- Supportd data rates upto 666 MHz in DDR2
- Supports x4, x8 and x16 parts from all major memory manufacturers
- Optional support for ECC
- User Selectable Word Widths
- Verified with industry leading IO partners to provide a complete solution
About Tallika Corporation
Tallika Corporation is a leading provider of Silicon Intellectual Property and Professional Services for consumer, networking, computing, and storage markets.
For more information on Tallika’s Products and Services, please visit http://www.tallika.com
|
Related News
- Lattice Announces Immediate Availability of DDR SDRAM Controller IP Core for LatticeECP and LatticeEC FPGA Families
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
- SDIO Host and Device Controller IP Cores with superfast I/O interlink and support for massive storage capacities is ready for immediate licencing
- Arasan Chip Systems announces Immediate availability of MIPI I3C PHY I/O IP
- DDR Combo PHY & Controller IP Core Silicon Proven in 12nm & 28nm available for immediate licensing
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |