DongbuAnam Extends ShuttleChip Program to Verify 130nm Prototype Chip Designs Using Copper Interconnects
“Thanks to our ShuttleChip Program, our customers can drive down manufacturing costs by sharing a single mask set to verify prototype designs in silicon before committing to volume production,” said Jae Song, EVP of Strategic Business Development for DongbuAnam. “Our early ShuttleChip engagement with customers also enables us to accommodate special requirements rapidly and reduce time to high volume production.”
According to Song, DongbuAnam’s 130nm/copper ShuttleChip process is identical to the high-volume production process being used to produce system-on-chip solutions for advanced wireless and consumer electronics applications. “This superb process features a triple-well option plus a poly transistor gate length as small as 110nm to support standard-logic, high-performance, and low-power chip designs,” he added. He noted that the 130nm/copper ShuttleChip process can also be used to validate digital/analog intellectual property, cell libraries, I/O functions and other circuit elements.
About DongbuAnam Semiconductor
DongbuAnam Semiconductor, one of the largest pure-play wafer foundries in the world, specializes in world-class CMOS wafer processing that enables system-on-a-chip implementations that integrate the most advanced logic, analog, and mixed-signal technologies. Through close working relationships with strategic partners, DongbuAnam offers a broad range of services that augment its world-class wafer manufacturing capabilities. DongbuAnam is a key global supplier within Korea"s well-established semiconductor manufacturing infrastructure. The company’s stock trades on the Korea Stock Exchange under the stock code 001830. For more information, visit www.dsemi.com.
|
Related News
- Lorentz Solution Joins Intel Foundry Services (IFS) Accelerator EDA Alliance Program to Enable Peakview EM Platform and Accelerate IC and 3DIC Designs
- Synopsys Extends DesignWare Security, Processor IP Solutions to Address Safety and Security Requirements of Automotive Designs
- NanoSemi Relies on OneSpin Automated Formal Verification Tools to Verify SystemC Designs for 5G ASICs
- Wave Computing Releases First MIPS Open Program Components to Accelerate Innovation for Next-Generation System on Chip Designs
- Mentor extends functional safety assurance program to key design, verification and analog/mixed signal products
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |