Rambus CEO eager to move beyond the courtroom -- Harold Hughes discusses his company's legal dramas and the development of the Cell processor
April 27, 2005
Rambus CEO Harold Hughes hopes his company's name won't always remind the memory industry of black-robed judges and endless pages of court filings.
It's been five years since Rambus and the memory industry kicked off their legal journey back and forth through various courtrooms across the U.S. In 2000, Rambus sued vendors such as Infineon Technologies, Hynix Semiconductor (Profile, Products, Articles), and Micron Technology alleging the memory companies were using Rambus' patented memory technology in their chips without a license. Those memory companies countersued, claiming Rambus' patents were invalid because the company should have disclosed them during the development of the SDRAM (synchronous dynamic RAM) standard.
The fiery rhetoric from both sides has cooled of late, after an unfavorable ruling from Judge Robert Payne of the U.S. District Court for the Eastern District of Virginia sent Rambus to the settlement table with Infineon in March. However, its patent claims against Hynix were cleared to proceed to trial on Monday. And an antitrust case as well as patent infringement suits over the emerging DDR2 (double data rate) standard will keep Rambus' Senior Vice President and General Counsel John Danforth, or as Hughes refers to him, "my rock star," busy for months to come.
Hughes, who became the Los Altos, California, company's CEO in January, sat down with IDG News Service Tuesday to discuss the latest developments in the company's legal drama as well as its participation in the development of the Cell processor with its memory and I/O bus designs. The following is an edited transcript.
Click here to read more ...
Related News
- Harold Hughes to Retire as Rambus Chief Executive Officer
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
- CEO interview: Minima's Tuomas Hollman on why static timing sign-off is over
- Mentor's Questa and Veloce platforms help SimpleMachines dramatically speed development of its first AI processor
- Graphcore CEO Touts 'Most Complex Processor' Ever
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |