Low-power design goes mainstream
EE Times: Low-power design goes mainstream | |
George Kuo (05/16/2005 10:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=163101933 | |
Advanced process technologies, rising clock rates and increased circuit complexity have meant an end to traditional methods of managing power consumption. Engineers can no longer expect to achieve power-efficient designs with a quick power calculation and a liberal dose of decoupling capacitors. Instead, they need to routinely apply sophisticated low-power design methods that can address the rising impact of power problems in nanometer designs at 130 nm and below. In the past, low-power design specialists have used such techniques as clock gating, frequency scaling, novel processes or libraries, and even more-sophisticated techniques such as voltage scaling and multithreshold cell optimization. For the typical designer, however, many of these methods have been relatively inaccessible or impractical. In graph of performance vs. voltage scaling and Vth trade-off, the most power-efficient cell, 0.8-V HVt cell, has almost 2.5x delay impact vs. standard cell at 1 V.The growing availability of enhanced tools, models and processes-all highly matched and expressly created for low-power design-has begun to put more-effective low-power design capabilities in the hands of mainstream designers. Today, successful strategies for low-power design are extending familiar design flows with more-effective models, detailed analysis techniques and careful consideration of effects like IR drop and electromigration. In using these power-optimized design flows, designers will need to adhere to several key design principles found through experience to significantly enhance low-power design success. Do
Don't
George Kuo (gkuo@cadence.com), engineering director for design chain initiatives at Cadence Design Systems Inc.(San Jose, Calif.)
| |
- - | |
Related News
- Shenzhen Integrated Circuit Design Industrial Center Licenses Low-Power Cores from MIPS Technologies
- Actel Expands Processor Ecosystem for Low-Power FPGAs
- ARM, Renesas Technology and Synopsys Define Industry's First Low-Power Verification Methodology
- Faraday Technology and NemoChips Team-Up to Build Next Generation Low Power Mobile Platform based upon the Cadence Low-Power Solution
- Altera's Low-Power Cyclone III FPGAs Deliver Highest Integration for Portable Applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |