Actel drives up density of flash-based FPGAs
Actel drives up density of flash-based FPGAs
By Anthony Cataldo, EE Times
January 9, 2002 (5:07 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020109S0072
SUNNYVALE, Calif. Actel Corp. has unveiled a new family of flash-based field-programmable gate arrays (FPGAs) that the company says will give chip designers more reason to switch from ASICs to programmable logic. The ProASIC-Plus family, Actel's second generation of flash-based devices, contains from 150,000 to 1 million "system gates," or 40,000 to 300,000 ASIC gates. The amount of on-chip RAM bits has been doubled, and ranges from 36 kbits to 198 kbits. As for speed, the ProASIC-Plus family can go as high as 100 MHz. Though the speed of these flash-based devices may not be on par with SRAM-based FPGAs, Actel believes they have more of the attributes ASIC designers are looking for. Citing market research from Gartner Dataquest, the company figures that half of ASIC designs need less than 300,000 system gates, while 63 percent of all FPGA design starts run at less than 100 MHz. Moreover, 37 percent of programmable -logic devices are now used in volume production. Production-worthy PLDs should continue to grow as designers discover that the nonrecurring engineering cost of ASICs continues to balloon. "Paying $400,000 to $800,000 for ASIC NRE is not unusual," said Actel vice president of marketing Barry Marsh, who used to work for Fujitsu Microelectronics' ASIC division. If the new features of the Actel devices and the risk associated with designing an ASIC are not enough to sway designers to switch to an FPGA, then Actel is hoping the design environment will. ProASIC-Plus users do not need FPGA-specific tools at the front end of the design flow, but only for the back end when place and route come into play. Normally, FPGA designers need vendor-specific tools in both cases, according to Actel. "We give you a library that plugs into [Synopsys'] Design Compiler, which in turn plugs into an ASIC flow," Marsh said. Synthesis tools from Cadence, Exemplar, Model Technology and Synplicity could also be used, ac cording to Actel. Engineering samples of Actel's devices with 750,000 and 1 million system gates are now available for $199 and $399, respectively. The rest of the family should be ready for sampling in the second quarter. The smallest 150,000 system-gate device is expected to cost less than $20 in volume.
Related News
- Actel Launches Flash-Based FPGAs into Space
- E Ink Selects Actel's Flash-Based FPGAs for Use in Next-Generation Electronic Paper Display Controller
- Actel Ships Industry's First Mil-Std-883B Qualified Flash-Based FPGAs
- Actel Introduces Enhanced Low-Cost Starter Kit for Flash-Based FPGAs
- Actel Unveils Industry's First Flash-Based FPGAs Qualified to Full Military Specifications
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |