English
MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
San Jose, CA, December 4, 2000 - The "shareware" distribution method, where users can try a program before buying it, has long been used to promote software. MaxLock, Inc. has now introduced this concept to hardware Intellectual Property (IP) by allowing developers to download and try its PCI EuCore family before committing to buying it.
The downloadable PCI EuCore is not a "watered down" version but includes all features including PCI 2.2 compliance, master and target versions, support for all 6 Base Address Registers, interrupt support, simulation models and PCB layout. In addition, synthesizable VHDL source code is included which makes it easy to eliminate unused features or add special capabilities. A prototyping board and design services are also available at additional charge. These features put it at the top of its class with similar products by Xilinx, Arasan or Eureka Tech.
"Our PCI EuCore is designed to be a world-class product," says Max Dunn, President of MaxLock. "By letting developers try it first, they will be able to see for themselves how it beats competing products."
The PCI EuCore can be downloaded at no charge from www.maxlock.com. The license fee for the master/target is $9500 and for the target only is $5500. The prototype board is available for $500.
ABOUT THE COMPANY
MaxLock, Inc. has been developing hardware and software applications since 1988. Its family of high-performance and reliable low-cost core architectures is suitable for a wide range of applications. All EuCore products are highly modular and designed for customers developing their own products. MaxLock also offers a wide range of custom design services.
Related News
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
- Sonics Introduces SoC Performance Profile and Debug IP for System Architects and Software Developers
- Actel Lets Customers "Try Before They Buy" with New Web-Based IP Core Evaluation Program
- Esperanto Technologies Introduces First Generative AI Appliance Based on RISC-V, Enabling Developers to Easily Create and Deploy Purpose-Built Vertical Applications
- CAST introduces the First CANsec IP Core for CAN XL Bus Security
Breaking News
- Microchip Technology Acquires Neuronix AI Labs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- New Wave Design and Verification Announces Strategic Brand Evolution to Sharpen Focus on Innovation and Growth
- intoPIX Unveils Titanium at NAB for Accelerating IP Media Workflows
- Khronos Releases OpenXR 1.1 to Further Streamline Cross-Platform XR Development
Most Popular
- MIPS Continues To Expand With The Addition Of Industry Leaders from NVIDIA, Google and SiFive
- Arm Accelerates Edge AI with Latest Generation Ethos-U NPU and New IoT Reference Design Platform
- Ambiq and PUFsecurity Join Forces on Energy-Efficient, Security-Enhanced SoC with PUF-based Root of Trust
- Creonic GmbH Introduces Fast Fourier Transform IP Core
- TASKING presents compiler toolset for RISC-V in safety- and security-critical automotive applications
|
E-mail This Article | 
|
|
Printer-Friendly Page |