Unique Fractional Resampling Cores from RF Engines
Fractional resampling is a signal processing function that enables the manipulation of the signal sample rate, so that it may be precisely matched to the requirements of subsequent processing. This has many applications, but RF Engines designs are particularly relevant for matching symbol and sample rates in digital receivers, enabling the modulators and demodulators to be significantly simpler and cheaper. Examples include telecommunications modulators and demodulators, image and video processing, audio processing, and interfacing to hardware components with fixed sample rates.
John Summers, RF Engines’ VP of Sales and Marketing commented, “The fractional resampler cores are the latest addition to our range of high performance signal processing building blocks. The new cores achieve industry leading performance and flexibility. They provide designers with much greater freedom in their system design and the ability to do all this with low risk and to a shortened timescale. In addition, and perhaps most importantly, they can help to achieve significantly reduced overall system design costs.”
The RF Engines architecture is highly scalable, and has a unique benefit in that it can support resampling of just one channel or thousands of channels simultaneously, whilst maintaining efficient use of silicon resources, and providing excellent filtering performance in order to mitigate the effects of aliasing. The resampling rates can be selected with high precision, and allow selection of output sample rates with a resolution less than one Hertz. When operating on multiple input channels, the architectures treat each channel independently, allowing different input sampling rates, and rate changes for each channel. Furthermore, the rate change required for each channel can be updated at runtime, without affecting the operation of other channels.
The IP designs are provided as an EDIF netlist for either Xilinx or Altera FPGA devices, and are custom generated for each specific requirement to ensure a minimal FPGA footprint, and the lowest power consumption. As with all RF Engines cores, the Fractional Resamplers are supported by bit-true Matlab models, allowing early validation of the core through simulation, and thereby reducing risk.
RF Engines’ resampler cores lead the industry for performance and flexibility
An example core for the Xilinx Virtex II Pro 50 FPGA is able to down-sample 512 channels simultaneously and independently. The core supports maximum input channel sample rates up to 25 MS/s and a maximum aggregate sample rate for all channels combined of up to 280 MS/s. Each channel can be down sampled by a user-selectable factor of up to one hundred with a sub-Hertz frequency resolution. This particular core requires approximately 10% of the resources on the Pro 50.
RF EnginesRF Engines Limited (RFEL) is a UK based designer, providing high specification signal processing cores, system on chip designs, and FPGA based board solutions for applications in the defence, communications and instrumentation markets. These applications include base stations, wireless and wireline broadband communications systems, satellite communications systems, test and measurement instrumentation, as well as defence systems. More specifically, RFEL is a solutions provider for projects requiring complex front end, real time, wide and narrow band, flexible channelisation. RFEL provides a range of standard cores covering multiple FFT and unique PFT techniques, as well as system design services for specialist applications.
For further information, please see the website at www.rfel.com or contact RF Engines at Innovation Centre, St Cross Business Park, Newport, Isle of Wight, PO30 5WB, Great Britain. Tel +44 (0) 1983 550330.
|
Related News
- RF Engines'HyperSpeed Plus offers unprecedented FPGA performance with 52 Giga Samples per Second Pipeline FFT cores
- RF Engines Releases ChannelCore Flex - the World's Most Flexible Ultra-Wideband Channelizer Solution
- RF Engines Ltd (RFEL) adds real time Image Processing of HD video to its range of IP cores and system design work
- ABIT chooses Fractional PLL from Cosmic Circuits for the RF SoC
- RF Engines Ltd Extends Digital RF Capabilities to Include Demodulator Cores for FPGAs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |