NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
True Circuits Attends Design Automation Conference, Features Complete Line of PLL and DLL Intellectual Property for ASIC, FPGA and SoC Designs
Who
True Circuits, Inc. (TCI), a leading provider of analog and mixed-signal intellectual property (IP) for the semiconductor, systems and electronics industries.
What
At the Design Automation Conference (DAC), True Circuits will feature its complete line of standardized clock generator, deskew, low bandwidth and spread spectrum PLLs and DDR DLLs that spans nearly all performance points and features typically requested by ASIC, FPGA and SoC designers.
The company will preview a standardized high resolution clock generator PLL, which provides frequency modulation and very high frequency resolution with over 16 bits of control and very low long-term jitter. Also previewed will be two new options for True Circuits' standard clock generator PLL-- multi-phase outputs and 4 bits of precise factional-N control.
All True Circuits high-quality, low-jitter, silicon-proven hard macros are available for immediate delivery in a range of frequencies, multiplication factors, sizes and functions in 0.25um to 90nm TSMC, UMC and Chartered CMOS processes.
When and Where
Monday - Wednesday, June 13-15, 9:00 AM to 6:00 PM
Thursday June 16 , 9:00 AM to 1:00 PM
Booth #1332
Anaheim Convention Center, Anaheim, California
Contacts
For more information about True Circuits' PLLs and DLLs, please visit www.truecircuits.com.
For more information about the Design Automation Conference, please visit www.dac.com.
About True Circuits
True Circuits develops and markets a broad range of award-winning PLLs, DLLs and other mixed-signal hard macros for ICs for the semiconductor, systems and electronics industries. TCI's robust state-of-the-art circuits, methodical and proven design strategy and close association with the world's leading silicon fabrication vendors, allow the company to quickly and reliably create new and innovative designs in a variety of advanced process technologies.
True Circuits is headquartered at 4962 El Camino Real, Suite 206, Los Altos, California 94022 and can be found on the web at www.truecircuits.com. Product inquiries can be made by calling the company directly at (650) 691-2500.
The True Circuits logo is a trademark of True Circuits, Inc. All other trademarks and tradenames are the property of their respective owners.
|
True Circuits, Inc. Hot IP
Related News
- True Circuits Features New Line of 65nm PLL & DLL Intellectual Property for ASIC, FPGA and SoC Designs at Chartered Technology Forum 2006 - USA
- True Circuits Attends DAC, Features Complete Line of PLL and DLL IP
- True Circuits Attends Design Automation Conference Showcases State-of-the-art Ultra PLL, Low Power IoT PLL and Revolutionary DDR 4/3 PHY
- True Circuits Attends Design Automation Conference, Showcases State-of-the-art Ultra PLL and Revolutionary DDR 4/3 PHY
- True Circuits Attends Design Automation Conference
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |