Designers adopt ESL, but tools are lacking
EE Times: Designers adopt ESL, but tools are lacking | |
Richard Goering (06/15/2005 12:38 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=164303394 | |
ANAHEIM, Calif. Chip designers are reporting success with electronic system level (ESL) design, but commercial EDA tools are falling short of what's needed, according to designers who spoke Tuesday at the Design Automation Conference (DAC) here. | |
- - | |
Related News
- India's Chip Designers To Get Access To State-Of-The-Art Tools At Newly Launched ChipIN Centre At C-DAC Bengaluru
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- PGC Adopts S2C's FPGA-based ESL Tools to Streamline Front-End Design Service Flow
- ChipVision Delivers Two Breakthrough ESL Power-Optimization Design Tools for Meeting Critical Power Budgets
- The Electronic System Level (ESL) Tools Market: Virtual System Prototyping/Simulation Tools Predicted to Grow Fastest
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |