Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Lucent puts FPGA logic onto 10-Gbit Ethernet chips
Lucent puts FPGA logic onto 10-Gbit Ethernet chips
By Craig Matsumoto, EE Times
November 21, 2000 (10:13 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001120S0044
SAN MATEO, Calif. ( ChipWire) Lucent Technologies Inc.'s Microelectronics Group this week will unveil its first two parts aimed at 10-Gigabit Ethernet, both of which incorporate FPGA logic to accommodate the incomplete 10-Gbit/second standard. The ORLI10G line interface will serve as the connection between a 10-Gbit Ethernet media-access controller and optical transmission and receiving equipment. The chip uses the XBSI serial bus, which so far has been accepted for the 10-Gbit Ethernet standard. It includes 400,000 gates of programmable logic. The ORT82G5 serializer/deserializer (serdes), for its part, features eight channels running at up to 3.125 Gbits/s apiece, and 600,000 gates of programmable logic. Besides being able to run 10-Gbit Ethernet one likely configuration of which would involve four channels of 3.125 Gbits/s each the ORT82G5 can run more slowly f or use in existing equipment, such as the OC-48 (2.5-Gbit/s) switches being deployed in metropolitan networks, said Samir Samhouri, general manager for networking intellectual property at Lucent Microelectronics. Both chips incorporate Lucent's Orca Series 4 FPGA architecture. The programmable logic will allow customers to alter the way the chips interface with higher-speed components, such as lasers, said Barry Britton, Lucent Microelectronics' director of marketing. Buffering, for example, will vary from vendor to vendor, he said. Shifting standard In addition, the inclusion of FPGA gates allows for changes in the IEEE-802.3ae standard for 10-Gbit Ethernet, which is still in the drafting process. The parts represent Lucent's ongoing efforts to meld FPGA gates with standard-cell logic to produce programmable standard parts. The idea is being pursued by several companies, but Lucent hopes to gain an edge by exploiting its in-house arsenal of silicon cores and the company's system-level heritage (see Aug. 18 story). In addition, Lucent already is planning for the 40-Gbit/s versions of the ORLI10G and ORT82G5, Samhouri said. Standard CMOS devices are expected to be insufficient for those speeds; Samhouri wouldn't disclose Lucent's plans but confirmed that materials such as silicon germanium were "part of what we're working on." Software for the ORLI10G and ORT82G5 will be available in December, Samhouri said. The software will be based on Lucent's Orca Foundry tools for FPGAs. The ORLI10G and ORT82G5 are expected to begin sampling in January and March, respectively; volume shipments are expected roughly two months later, Britton said. The ORLI10G will be priced at $195 each and the ORT82G5 at $365 each, both in quantities of 50,000.
Related News
- Intel adds third-party IP for 10-Gbit chips in fabless ASIC business
- Xilinx ships 10-Gbit core for Ethernet
- EZchip offers 10-Gbit traffic manager as chip, core
- Xilinx, PMC team on 10-Gbit/s packet-over-Sonet
- Avago Technologies and Xilinx Streamline Design of 10 Gigabit Ethernet Systems Using FPGAs and Optical Interconnects
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |