English
Silicon Hive announces two new Avispa processors
June 22, 2005 -- Silicon Hive has announced two new cores in the award-winning Avispa family. The new cores are the Avispa CH1 processor, a very high performance, programmable inner-receiver processor optimised for OFDM systems; and the Avispa IM1 processor, a fairly-general, high-performance, low-cost VLIW processor ideal for printing and imaging applications. Both cores are available immediately for licensing. The core's datasheets are available for downloading below:
|
||||||
Related News
- Agere Systems expands licensing agreement with Silicon Hive for HiveFlex processors
- Silicon Hive Licenses Avispa Processor to Agere Systems
- Mythic Adds Two Silicon Valley Veterans to Its Leadership Team
- Think Silicon and the Aristotle University of Thessaloniki Create a Research Team to Solve Engineering Challenges of Next-Generation Graphics and AI Processors
- NXP Ramps Automotive Processing Innovation with Two Processors on TSMC 16nm FinFET Technology
Breaking News
- Comcores Announces Availability of its Ultra-Compact Ethernet TSN End Station Controller IP for Automotive Networks
- Now Gelsinger is gone, what is Intel's Plan B?
- X-FAB Releases Embedded Flash Solution on its 110nm Automotive BCD-on-SOI Technology
- Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
- Alphawave Semi Joins UALink™ Consortium to Accelerate High-Speed AI Connections
Most Popular
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Arteris Deployed by Menta for Edge AI Chiplet Platform
|
E-mail This Article | 
|
|
Printer-Friendly Page |