NEC plans to use Tensilica's DSP engine in system-level ICs
![]() |
NEC plans to use Tensilica's DSP engine in system-level ICs
By Semiconductor Business News
November 15, 2000 (8:54 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001115S0003
SANTA CLARA, Calif.--Tensilica Inc. here today said NEC Corp. has opted to upgrade its licensing agreement with the company to gain access to new Xtensa III processor core technology and the Vectra digital signal processor (DSP) engine. Six months ago, NEC began implementing system-on-chip designs using Xtensa technology, and the result encouraged the Japanese company to extend its licensing agreement to cover the new DSP engine, said Bernie Rosenthal, vice president of marketing and business development at Tensilica. Makoto Tazaki, general manager of NEC's Network Node Division, said his company has used Tensilica's cores to implement custom processors for next-generation communication products and now design teams will be able to accelerate their development cycles with the Vectra DSP engine. During June, Tensilica disclosed the Vectra DSP technology, saying it was capable of executing around 400 million floating point operations per second (MFLOPS). The DSP engine requires just 25,000 gates of logic, taking up 1.2-to1.5 square millimeters of die space using a 0.18-micron process, according to the three-year-old Santa Clara company (see June 14 story). Separately, Tensilica today announced a licensing agreement with the Media-Centric Low-Power LSI Design Project at Osaka University and Kyoto University. The project will use the Tensilica's processor generator for the development of a variety of advanced video and audio processing systems for mobile systems applications. To date, Tensilica has inked licensing pacts with Cisco, Fujitsu, NEC, Galileo Technology, NTT, Berkeley Wireless Research Center, Onex Communications, TranSwitch, and Zilog.
Related News
- Hiroshima University Research Team Accelerates the Development of a Computer-Aided Medical Diagnosis System with Cadence Tensilica Vision P6 DSP Core and Protium S1 FPGA-Based Prototyping Platform
- Shanghai HDIC Picks Tensilica's HiFi Audio DSP For Digital Television System-on-Chip
- Tensilica's ConnX Baseband Engine DSP Core Successfully Deployed by NXP Semiconductors
- Dialog Semiconductor adds ARM multicore support in next generation of system level power management ICs
- HiSilicon, a Division of Huawei, Extends License of Tensilica's IP Cores, ConnX Baseband Engine, and HiFi Audio DSP for LTE Base Stations and Handsets
Breaking News
- Hardent Selected as Design Services Provider for New Xilinx Kria SOMs
- Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
- Renesas and SiFive Partner to Jointly-Develop Next-Generation High-End RISC-V Solutions for Automotive Applications
- Synopsys Introduces PrimeLib Unified Library Characterization and Validation Solution for Accelerated Access to Advanced Process Nodes
- CAES Gaisler Signs Contract with the European Space Agency for New Advanced Space Processor
Most Popular
- TSMC certifies Aprisa place-and-route solution from Siemens on TSMC's N6 process
- TSMC Boosts Capital Budget Again, to $30B
- Expedera Introduces Its Origin Neural Engine IP With Unrivaled Energy-Efficiency and Performance
- Revenue of Top 10 IC Design (Fabless) Companies for 2020 Undergoes 26.4% Increase YoY Due to High Demand for Notebooks and Networking Products, Says TrendForce
- Groq Closes $300 Million Fundraise
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |