Xilinx signs partners to pull cores onto its FPGAs
![]() |
Xilinx signs partners to pull cores onto its FPGAs
By Craig Matsumoto, EE Times
November 7, 2000 (12:36 p.m. EST)
URL: http://www.eetimes.com/story/OEG20001107S0008
SAN JOSE, Calif. Continuing its push to make FPGAs suitable for system-on-chip designs, Xilinx Inc. said Monday (Nov. 6) that it will work with four companies to develop software that will let FPGAs incorporate hard intellectual property (IP) cores, a combination that Xilinx calls the platform FPGA. Other programmable logic vendor are pursuing solutions similar to the platform FPGA. But Wim Roelandts, chief executive officer of Xilinx, said his company's upcoming Virtex II family of FPGAs is best suited for platform design due to a feature called "IP immersion," which allows any part of the FPGA fabric to be removed and replaced with a hard core. The core's performance is guaranteed regardless of its position inside the fabric, Roelandts said. "Without that, a platform FPGA is not possible," he said. Xilinx had previously formed alliances with a number of companies, including IBM Corp., to support the development of platform FPGAs. The company announced four additional software partnerships this week, with Synopsys Inc., The MathWorks Inc., Mentor Graphics Corp. and Wind River Systems Inc.:
Related News
- Xilinx AllianceCORE Partners Announce Four 8-Bit Microcontrollers for Xilinx FPGAs
- Intel Ships Stratix 10 DX FPGAs; VMware Among Early Partners
- Xilinx's New FPGAs Address Evolving Threats, Fake ICs
- Arm expands design possibilities with free Cortex-M processors for Xilinx FPGAs
- SK Telecom Deploys Xilinx FPGAs for AI Acceleration, Achieves 5X Performance/16X Performance-per-watt over GPUs
Breaking News
- Siemens expands industry-leading IC verification portfolio through acquisition of OneSpin Solutions
- Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution
- Synopsys AI-Driven Design System Enables Renesas to Achieve Breakthrough in Productivity
- TSMC Reports First Quarter EPS of NT$5.39
- Nestwave Secures Additional Capital to Accelerate Deployment of Low-Power Geolocation Solutions for the IoT
Most Popular
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- OpenFive Tapes Out SoC for Advanced HPC/AI Solutions on TSMC 5nm Technology
- China lawsuits threaten Nvidia-Arm deal
- DVB-S2X/S2/S/T2/T/C Combo Demodulator/Decoder IP Core licensed to an Asia's leading TV Semiconductor Company
- Globalfoundries CEO Caulfield Stands Up for the 70%
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |