Register File with low power retention mode and 3 speed options
Survey says: ESL methodologies can improve productivity
![]() | |
EE Times: Survey says: ESL methodologies can improve productivity | |
Dylan McGrath (07/29/2005 6:44 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=166403876 | |
SAN FRANCISCO There is a strong feeling within the design community that electronic system level (ESL) methodologies can improve productivity, according to the results of a survey conducted by ESL Now, a loose organization of more than 20 companies focused on encouraging ESL adoption. Of the 141 respondents to the online survey, which was conducted in late May and early June, more than 98 percent answered that they either agree or strongly agree that ESL methodologies can strongly improve productivity. AK Kalekos, vice president of marketing and business development at ESL tool provider CoWare (San Jose, Calif.), said the results were not a surprise to the members of ESL Now. "Clearly, this was the way we expected the results would go," Kalekos said. "The SystemC and System Verilog wars seem to have been settled and SystemC is the winner. It is only natural that SystemC is growing at the rate that it is." Among the other results of the survey, when asked the type of designs they are currently working on, 31.7 percent of respondents said system-on-chip (SoC) designs, followed by field-programmable gate arrays (FPGAs) at 27.7 percent and ASICs at 24.7 percent. The complete results of the survey are now available on the ESL Now Web site. ESL Now members include EDA giants Cadence Design Systems Inc., Mentor Graphics Corp. and Synopsys Inc., among others.
| |
- - | |
Related News
- Design productivity can grow by 8X, says Synopsys VP
- JVCKENWOOD Deploys Cadence Spectre FX Simulator and Comprehensive Design Flows to Improve Productivity
- Cadence Collaborates with Imagination Technologies to Significantly Improve Designer Productivity on PowerVR Graphics Cores Using Genus Synthesis Solution
- FinFETs-on-SOI can double battery life, says GSS
- Jasper Design Automation Releases JasperGold Apps to Solve Tough Challenges and Improve Productivity Throughout the Design and Verification Flow
Breaking News
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- BrainChip Gives the Edge to Search and Rescue Operations
- Shifting Sands in Silicon by Global Supply Chains
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |