Survey says: ESL methodologies can improve productivity
![]() | |
EE Times: Survey says: ESL methodologies can improve productivity | |
Dylan McGrath (07/29/2005 6:44 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=166403876 | |
SAN FRANCISCO There is a strong feeling within the design community that electronic system level (ESL) methodologies can improve productivity, according to the results of a survey conducted by ESL Now, a loose organization of more than 20 companies focused on encouraging ESL adoption. Of the 141 respondents to the online survey, which was conducted in late May and early June, more than 98 percent answered that they either agree or strongly agree that ESL methodologies can strongly improve productivity. AK Kalekos, vice president of marketing and business development at ESL tool provider CoWare (San Jose, Calif.), said the results were not a surprise to the members of ESL Now. "Clearly, this was the way we expected the results would go," Kalekos said. "The SystemC and System Verilog wars seem to have been settled and SystemC is the winner. It is only natural that SystemC is growing at the rate that it is." Among the other results of the survey, when asked the type of designs they are currently working on, 31.7 percent of respondents said system-on-chip (SoC) designs, followed by field-programmable gate arrays (FPGAs) at 27.7 percent and ASICs at 24.7 percent. The complete results of the survey are now available on the ESL Now Web site. ESL Now members include EDA giants Cadence Design Systems Inc., Mentor Graphics Corp. and Synopsys Inc., among others.
| |
- - | |
Related News
- Design productivity can grow by 8X, says Synopsys VP
- JVCKENWOOD Deploys Cadence Spectre FX Simulator and Comprehensive Design Flows to Improve Productivity
- Cadence Collaborates with Imagination Technologies to Significantly Improve Designer Productivity on PowerVR Graphics Cores Using Genus Synthesis Solution
- FinFETs-on-SOI can double battery life, says GSS
- Jasper Design Automation Releases JasperGold Apps to Solve Tough Challenges and Improve Productivity Throughout the Design and Verification Flow
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |