PALO ALTO, Calif. -- Aug. 8, 2005
-- Denali Software Inc. today introduced the latest advancement in electronic system level (ESL) design with its Blueprint product. Blueprint automates the generation and management of the hundreds, and often thousands, of control registers used in complex chip designs as a source for efficiency improvements in system-on-chip (SoC) design.
Created for chip developers, Blueprint addresses all elements of register management, including description and generation of control register logic, assertions and verification models, firmware interfaces, and the accurate documentation necessary for system-level design. The vast numbers of on-chip registers that are part of all complex designs define the software interface to the chip, and usually represent the largest portion of the chip specification or programmers guide. Blueprint eliminates tedious and error-prone processes of manually managing registers, and enables design, verification and firmware teams to work more efficiently from consistent and synchronized views of the chip design.
More details of the Blueprint technology are addressed in an open webcast, now available online at: http://www.denali.com/blueprint .
"There is a great deal of value in having a tool to generate the hundreds or thousands of registers in today's ASIC designs," says Michael Uhler, chief technology officer (CTO) at MIPS Technologies. "More importantly, Denali's Blueprint product gives system designers the ability to automatically synchronize and generate all the different views for these registers. Having accurate documentation, assertions, field maps, and header file information has a huge effect on both hardware and software developers -- it can ultimately make or break a chips development schedule."
"As a leading provider of SoC design and verification solutions, Mentor Graphics is committed to delivering high-quality products that provide real value to our customers," adds Serge Leef, general manager of the SoC Verification Division at Mentor Graphics. "A key part of this value lies in enabling integration with other best-in-class products. For several years, our Seamless and Platform Express customers have enjoyed a very complementary relationship with Denali's products, and we see that same synergy with Blueprint, especially for IP-based design. Blueprint automates the generation of accurate, consistent specifications and integration views that are key for rapid integration of IP. This type of product can provide significant value for both IP providers and IP consumers."
"It is critical for this industry to deliver significant productivity gains across all aspects of chip design, including design, verification and software development," remarks Denali CTO Mark Gogolewski. "Blueprint represents a pragmatic approach to ESL, offering immediate gains in productivity and quality without requiring a methodology overhaul."
About Denali Blueprint
Denali Blueprint is a third-generation software product, and has been used successfully in numerous large SoC designs. Denali acquired the technology license for commercial product deployment.
Blueprint is an ESL tool in use by design, verification, software and firmware engineers to automate the creation and management of control registers and all associated models, design views and documentation. From a register description language (RDL) input, Blueprint generates various outputs for hardware design, software development, verification and documentation. For design, Blueprint produces synthesizable Verilog, SystemVerilog or VHDL code for control registers and also generates Open Verification Library (OVL) assertions that ensure the correct operation of the register and generated logic. For functional verification, Blueprint outputs models of the registers for use in C/C++, SystemC, OpenVERA, 'e', Verilog, and SystemVerilog. For software, Blueprint generates headers, classes with access methods and a complete Hardware Abstraction Layer (HAL) to enable software developers to be productive as soon as the architecture is defined and isolate them from low-level design changes.
Additionally, Blueprint generates test cases for pre- and post-silicon validation of the generated logic. For documentation, Blueprint outputs files compatible with user templates for Framemaker, MS-Word, HTML, XML or SGML based documentation.
The Blueprint architecture is extensible because of a well-defined object-oriented architecture, enabling design teams to customize and create new code generators for their particular applications.
Pricing and Availability
Blueprint is available now and is priced at $500,000 per year for an enterprise site license.
For more details, contact Kevin Silver, Denali's vice president of marketing. He can be reached at 650-283-3488.
Denali Software Inc. is the world's leading provider of EDA tools and Intellectual Property (IP) solutions for chip interface design, integration and verification. Its Databahn(TM) Design IP products offer fully configurable design cores for complex interfaces such as Serial ATA II and DDR-based memory systems. Denali's PureSpec(TM) Verification IP product supports all complex interfaces, including PCI Express, Advanced Switching Interconnect (ASI), USB, Ethernet and Serial ATA. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, visit Denali at http://www.denali.com . Telephone: 650-461-7200. NOTE: The Denali logo, Denali, Dataplex, Databahn, PureSpec and MMAV are trademarks of Denali Software Inc. Denali acknowledges trademarks or registered trademarks of other organizations for their respective products and services.