Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Chipidea's 0.13µm Low Power I&Q ADC designed for DVB-H/DMB systems excels in Silicon
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
September 5, 2005 -- CHIPIDEA´s 0.13µm Low Power I&Q ADC designed for DVB-H/DMB systems excels in Silicon CHIPIDEA´s 0.13µm Low Power 10-bit I&QADC was designed for Handheld Digital TV receivers supporting the emerging DVB-H video standard. This is an excellent Analog-to-Digital interface for receivers in portable systems, such as PDAs, phones, and PMPs. The CI3611ul is successfully embedded in an application specific SoC.Brief Description
- 0.13 µm CMOS, 1P6M, no analog options
- IQ Matched ADC Pair
- 10-bit Resolution
- 1 MHz to 50 MHz Sampling Rate
- S/H stage for wide input common mode range
- 1.2V ±10% Analog and Digital Supply
- 2.5 V to 3.6V Analog Power Supply for the input interface
- Power Dissipation: 12mW @ 8.2Msps
- Power Dissipation: 31mW @ 30Msps
- Flexible power-down modes
- Core Cell Area: 1.0 mm2
The following block diagram illustrates the CI3611ul:

It is composed of a dual fully differential high speed low-power pipelined ADC core suitable for receive channels in I&Q configuration.
Dedicated S/H circuits are built-in to provide direct DC coupling with common mode voltage from 0.5V to 2V, and offering an optional single-ended to fully differential conversion.
The reference voltages are internally generated from an internal bandgap reference, with outside connection for decoupling purposes.
A power down capability is included for extremely low power dissipation in stand-by mode.

... and outstanding linearity:


For SoC integration, Chipidea offers a wide range of Analog-Digital Interface Systems for Audio, Video, Multimedia, Data-Communications and Connectivity, including Power and Clock Management functions.
|
Related News
- Silicon & Software Systems (S3) announces successful integration of its DVB-H software with Philips' smartphone platform
- Faraday's USB 2.0 OTG High Speed IP Core Silicon Proven on UMC's 0.13 um Technology
- Artisan's Analog IP Immediately Downloadable 24x7; PLLs and Specialty I/Os Available in 0.13- and 0.18-Micron Processes
- MoSys' 1T-SRAM-R Memory is Silicon-Proven On UMC's 0.13 Micron Logic Process
- Virtual Silicon Launches Comprehensive Foundry Library Offering for UMC's 0.13 Micron Worldlogic Process
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |