Jennic proposes test bus for IP cores
Jennic proposes test bus for IP cores
By Chris Edwards, EE Times
October 23, 2000 (8:47 p.m. EST)
URL: http://www.eetimes.com/story/OEG20001023S0078
LONDON Jennic Ltd. (Sheffield, England) has developed a way of adding test access to intellectual property (IP) cores that makes it possible to isolate them for individual tests and let them interact with other cores for system-level tests when they are assembled into a system-chip design. The overall approach behind Jennic's Scanbus is similar to that taken by the IEEE1149.1 JTAG bus. The intention is to reduce the number of test vectors that would ordinarily be needed if automatic test-pattern generation were used on a full-chip design. It also makes it possible to reuse tests that focus on the internal behavior of a particular IP core. Scanbus is implemented as a wrapper for each core along with a controller to handle each of the possible test-access mechanisms. In isolation-mode, typical tests include functional and path-delay at the core level and logic scans. In interaction mode, tests will include chip-level burn-in, path-delay tests between connected IP cores and power-down control for IDDQ analysis. Instead of having a single scan chain, the company has defined a system that allows up to 32 to be deployed on-chip. Each IP core can be accessed by more than one of those scan chains so that, as well as testing cores in parallel, different functions within large cores can also be exercised simultaneously. The Scanbus is typically driven using an external port that is up to 32 bits wide. Chris Edwards is editor of Electronics Times, EE Times' sister paper in the U.K.
Related News
- Mentor Graphics Proposes New Accellera Standards Committee for Graph-Based Test Specification Standard
- Jennic purchases state-of-the-art Agilent RF IC tester for on-site product validation and test development
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- PCI-SIG® Announces Authorized Test Labs Now Available for PCI Express® Technology
Breaking News
- Arasan's Total MIPI Camera IP solution with CSI and C-PHY achieve ISO26262 Certification
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- UMC Reports Sales for April 2024
- GUC Monthly Sales Report - April 2024
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- Arm Brings Transformers to IoT Devices
- Zhuhai Chuangfeixin: OTP IP Based on 55nm High-Voltage Process Successfully Qualified for Listing
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
E-mail This Article | Printer-Friendly Page |