1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Qualis and Verisity Partner to Deliver Reusable Verification Components
Qualis and Verisity Partner to Deliver Reusable Verification Components
PORTLAND, Ore.----Oct. 23, 2000--Qualis Design Corporation and Verisity Design, Inc. today announced that the two companies have partnered to develop reusable, robust, verification components for systems developers.
By using Qualis' ATM/Utopia eVC, a reusable verification component based on Verisity's e verification language, and through a family of methodology-based training courses focused on Verisity's Specman Elite(TM), developers can cut down on the time, money and risk normally associated with the in-house development cycle.
Qualis, a high-end design consultancy company specializing in functional verification and design reuse methodologies, has expanded its partnership with Verisity, a leading-edge supplier of tools for functional verification, as part of a strategic initiative to extend its expertise in reuse methodologies to address the current bottleneck in SOC verification.
``Methodology can only be useful to designers if it can be mapped into existing EDA tool environments,'' said Michael Horne, Qualis founder and CEO. ``Therefore, it is imperative that we work closely with key tool vendors to ensure that our methodologies are translated down to the practical, every day requirements of engineers. By expanding our relationship with Verisity, a provider of innovative verification tool solutions, we can bring customers the best in methodology, realized and tested on the advanced verification technology provided by Verisity.''
The first in a planned series of reusable verification modules, the ATM/Utopia eVC provides systems developers with the advantages of robust verification while eliminating the time and risk involved in in-house development. In addition, Qualis Design and Verisity have also made available a family of methodology-based training courses focused on Verisity's Specman Elite(TM), a comprehensive system for functional verification that automates the entire process of verification.
``As a leader in reuse methodologies, Qualis brings extensive experience and knowledge in realizing the full potential of key methodologies and tools for systems developers,'' said Francine Ferguson, Verisity's vice president of marketing. ``Verification reuse is a critical aspect of the overall verification methodology, particularly for standard interfaces. Our partnership will enable us to meet the tremendous demand we've seen for reusable verification components in our customer base.''
The SONET/Utopia verification component is available now. Consulting and training services are included to ensure rapid deployment and integration into the client's design environment.
About Qualis Design
Qualis Design is an electronic system design-consulting firm focused on making high-technology clients more competitive by helping them accelerate, and stay ahead, in the design and evolution of advanced technology products. A leader in the development of tool independent methodologies for system-level design and verification, Qualis leverages its methodology foundation to deliver design process re-engineering, best practices methodology training, and design and verification services. To help clients integrate optimal methodology into their own organizations, Qualis provides a suite of methodology-driven tools for knowledge, data and project management. Working with clients in long-term partnerships, Qualis builds sustainable competitive advantage in product design by keeping them on the leading edge of methodology and tools. To learn more about Qualis, visit http://www.qualis.com.
About Verisity Design, Inc.
Verisity is a provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to the communications and other high growth segments of the electronics industry. The Company's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.
Verisity Design, Inc.'s principal executive offices are located in Mountain View, Calif. The Company's principal research and development offices and the corporate headquarters of Verisity Ltd. are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.
Contact:
Ilios Communications for Qualis
Karla Rodriguez, 831/477-4661
krodriguez@ilioscom.com
or
Qualis Design Corporation
Don Guiou, 503/968-8547
don@qualis.com
or
Verisity Design, Inc.
Jennifer Bilsey, 650/934-6823
jen@verisity.com
Related News
- Verisity Jumpstarts Customer Productivity With Reusable Verification Components
- Qualis debuts reusable verification components
- Aldec and nSys partner to Deliver No Cost Verification IP for Evaluation
- Altera Uses Verisity's Plug-and-Play Components to Speed Verification of its Intellectual Property
- Verisity and Platform Computing Deliver First Grid-Enabled Verification Process Automation --VPA-- Solution
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |