Digital Core Design (DCD) Announces New SPI Serial Peripheral Interface IP Cores
The DSPI_FIFO and DSPIS IP Cores complete DCD's Serial Peripheral Interface IP Cores family, and break the limitation of currently offered DSPI - Serial Peripheral Interface IP Core.
Designing the DPI_FIFO IP Core DCD reached out those SPI interface users, who need faster data transfer, without need to interrupt the CPU program after each transferred byte. Now our DSPI_FIFO is capable to transfer up to 512 bytes of data.
The DSPIS IP Core allows communication with passive devices, it reduces number of pins used for CPU communication with external devices like memories LCD drivers etc. DSPIS is designed to operate with DSPI and DSPI_FIFO. All Digital Core Design's SPI IP Cores supports all four SPI transfer formats, and are flexible enough to interface directly with numerous standard product peripherals from several manufacturers. The data rates can be as high as CLK/4 and when needed as low as CLK/512.
The Customer can select VHDL/Verilog source code or FPGA Netlists. IP Core is licensed under Single Design or Unlimited Designs options. If you have any questions, please feel free to contact DCD. http://www.dcd.pl/acontact.php
For more information about this product please check:
- DSPI_FIFO – Serial Peripheral Interface Master/Slave with FIFO
- DSPIS_FIFO – Serial Peripheral Interface Slave
About Digital Core Design
Digital Core Design (DCD) is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs like: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: http://www.dcd.pl.
|
Digital Core Design Hot IP
Related News
- DFSPI IP Core from DCD supports all serial memories available on the market.
- Enhanced Serial Peripheral Interface (eSPI) Master/Slave Controller
- Digital Blocks I2C & SPI Controller IP Core Families Extend Leadership in Sensor Interface to Host Processors with System-Level Features & Low Power
- Digital Blocks I2C & SPI Controller IP Core Families Extend Lead in Sensor Interface to Host Processors with System-Level Features & Low Power
- Altera Demonstrates Broadcast Solutions at IBC 2013
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |