Knowlent Joins VSIA to Improve Analog IP Verification
Opal Platforms Automatically Verify PHY Layer of PCI Express, Serial ATA & XAUI Designs
SANTA CLARA, CA -- Sept. 21, 2005 -- Knowlent Corporation, a Silicon Valley-based Electronic Design Automation (EDA) and Intellectual Property (IP) startup, announced today that it has joined the VSI Alliance (VSIA), the electronic industry's leading IP and SoC standards body. As part of the organization, Knowlent is participating in VSIA's IP Quality group to help improve and standardize the verification of analog IP, which today primarily consists of high-speed interface circuitry.
Knowlent's Opal Electrical Verification Platforms (EVPs) comprehensively and automatically verify the analog or PHY (physical) layer of PCI Express, Serial ATA or XAUI interfaces designs before tape-out to avoid post silicon surprises.
"We are pleased to become part of VSIA and contribute to addressing the technical and commercial issues that improve the quality and reuse of analog IP," said Sandipan Bhanot, CEO of Knowlent Corporation. "By working with VSIA and its members, we will improve and speed up the verification of high speed interfaces by helping to develop a robust verification methodology for producing high quality re-useable analog IP."
"Having companies with new types of IP join VSIA is a win for us as well as the IP and SoC community," remarked Mike Kaskowitz, VSIA president. "Knowlent's electrical verification knowledge will help raise the bar for IP standards associated with high speed interface quality and reuse."
About VSIA
The VSI Alliance (VSIA) is an open, international organization that includes representatives from all segments of the SoC industry: System houses, Semiconductor vendors, Electronic Design Automation (EDA) companies, and Intellectual Property (IP) providers. VSIA's mission is to dramatically enhance the productivity of the SoC design community by providing leading edge business and technical solutions and insight into the development, integration and reuse of IP. VSIA has wide industry participation with more than 90 member companies from around the world. Membership is open to any company with an interest in the development and promotion of business solutions and open standards used in the design of System-on-Chip. For more information, visit the VSIA web site at www.vsi..
About Knowlent Corporation
Knowlent Corporation is a member of ARM's Connected Community, and is a Silicon Valley-based EDA and IP startup providing Electrical Verification Platforms (EVPs) for standards-based high-speed serial interface verification.
Knowlent is headquartered at 2255 Martin Avenue, Suite H, Santa Clara, CA, 95050. Phone: 408-748-0600, Fax: 408-516-9720 Santa Clara, California. For more information, please visit Knowlent at www.knowlent.com or call (408) 748-0600.
|
Related News
- Knowlent Brings Advanced Analog/Mixed-Signal Verification Environment to Users of Synopsys Discovery AMS solutions
- Knowlent Ensures Analog Sign-Off With Latest Opal Verification Platform; New 4.0 Release Offers Testbench for Up-coming PCI Express Gen 2 Standard
- Knowlent Joins ARM Connected Community, High Speed Interface Verification with Electrical verification IP speed up design of ARM Powered products
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Analog Bits Joins the Silicon Catalyst In-Kind Partner Ecosystem
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |