Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
The High Cost of Verification
Electronic News sat down to discuss the future of verification with Scott Sandler, president and CEO of Novas Software; Mark Gogolewski, CTO of Denali; Farhad Hayat, VP of marketing for Synopsys' verification group, and Lauro Rizzatti, general manager of Emulation and Verification Engineering USA. What follows are excerpts of that discussion.
Click here to read more ....
Related News
- PRO DESIGN Launches New proFPGA XCVU37P FPGA Module for Prototyping and Verification of High Bandwidth Memory Designs
- Toshiba Unveils 130nm FFSA Development Platform Featuring High Performance, Low Power and Low Cost Structured Array
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- Cadence Delivers Industry's First Design and Verification IP for MIPI SoundWire v1.1 High Quality Audio Solutions
- Northwest Logic Uses Avery Design System’s High Bandwidth Memory (HBM) Model to Verify Its High-Performance HBM Controller IP Core
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |