Eureka Technology Successfully Demonstrated PCI Express Compliant Platform
"With Rambus' silicon proven PCI Express PHY cells, we are able to demonstrate the compatibility of our PCI Express Controller cores easily in silicon. This demonstration also shows the many benefits of using high quality IP cores, such as reduction in design time, risk, and cost," said Simon Lau, president of Eureka Technology. "Our customers will be able to benefit from having a real turnkey solution and smooth migration to PCI Express by using the combined IP cores."
"Our goal is to ensure our PHYs are the most interoperable with as many different controller cores as possible, giving our customers choice in choosing the PCI Express solution that best fits their needs," said Jean-Marc Patenaude, director of marketing for the Platform Solutions Group at Rambus. "Working with Eureka to ensure compatibility and interoperability is a critical step in achieving our goal and integrating their proven solution to meet the increasing demands of PCI Express applications."
The Eureka PCI Express Controller Core includes the Transaction Layer, Data Link Layer and Physical Layer of the PCI Express Specification. It conforms to the latest 1.0a revision and supports industrial standard PIPE interface for on-chip PHY core and external PHY chips. With technology independent design methodologies, Eureka's PCI Express Controller Core can be implemented virtually in all ASIC and FPGA technologies available today. While supporting the latest PCI-Express standard, the core shares the same user interface as existing PCI and PCI-X controller core, ensuring an easy migration for customers to PCI Express standard. The common user interface also allows the PCI Express Controller Core to be integrated easily with Eureka's other proven IP cores such as system controller and MemConnect memory controller. For more information about the PCI Express controller core, please visit http://www.eurekatech.com/products/pci/.
Rambus' PCI Express PHY cells are complete serial communication cells optimized for implementing the physical layer of the PCI Express standard. The silicon-proven serial interfaces feature point-to-point, full duplex signaling and support up to a 3.2Gbps data rate. The Rambus PCI Express PHY design is available on multiple foundry and captive processes at process nodes ranging from 180nm to 65nm. The PHYs are in production in high-volume applications such as PC graphics, chipsets, switch and bridge chips, and supported by a comprehensive suite of digital controllers and support services to provide chip developers with a complete system solution.
About Rambus Inc.
Rambus is one of the world's leading providers of advanced chip interface products and services. Since its founding in 1990, the company's innovations, breakthrough technologies and integration expertise have helped industry-leading chip and system companies solve their most challenging and complex I/O problems and bring their products to market. Rambus's interface solutions can be found in numerous computing, consumer, and communications products and applications. Rambus is headquartered in Los Altos, Calif., with regional offices in Chapel Hill, North Carolina, Taiwan and Japan. Additional information is available at www.rambus.com.
About Eureka Technology
Eureka Technology Inc. is a leading intellectual property (IP) provider for ASIC, FPGA and system designers. The company specializes in the integration and customization of standard IP core to meet customer requirements. Eureka offers a wide range of silicon proven system core logic and peripheral function cores for different CPU and bus standards including PowerPC(TM), ARM(TM), MIPS(TM), PCI(TM), PCI-X(TM), PCI Express(TM), Cardbus(TM), SDR/DDR SDRAM, SDIO(TM), CompactFlash(TM) and PCMCIA(TM). These IP cores are designed to improve the design time-to-market, eliminate design risks, and reduce development costs for System-on-chip (SoC) designs. Located in Silicon Valley, California, Eureka Technology has pioneered the use of IP cores as a standard methodology in IC design and has licensed hundreds of IP cores to many leading companies in the semiconductor and electronic industries. With customer base in the US, Europe, Japan and other parts of Asia, the company has built many long term business relationships with its customers after their initial successes. Additional information is available at http://www.eurekatech.com.
|
Eureka Technology Hot IP
Related News
- Eureka Technology Successfully Validated and Demonstrated PCI Express Controller IP Core
- Semtech's PCI Express 3.0 PHY IP Platform is Fully Compliant and Included on PCI-SIG Integrators List
- Mobiveil Announces FPGA-Based SSD Platform for 3D NAND Flash Devices, Upgrades NVMe, PCI Express Controllers to Support Latest Specifications
- PLDA Announces Gen4SWITCH - The Industry's First PCI Express 4.0 Platform Development Kit (PDK)
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |