Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
SECURITY: CPU ARMed for smaller enterprises
![]() | |
EE Times: SECURITY: CPU ARMed for smaller enterprises | |
Loring Wirbel (10/03/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=171201686 | |
Colorado Springs, Colo. SafeNet Inc. has designed an ARM-based security processor specifically for the small- and midsize enterprise market, allowing the T1/T3 market to move to the same single-chip solution characterized at higher speeds. The 51xx family combines an on-chip 450-MHz ARMv4 processor with an in-line data path engine that performs flow classification, packet filtering and processing of such protocols as Network Address Translation and Internet Protocol Secure (IPsec), said Bill Anderson, marketing manager in SafeNet's embedded division.
The packet-forwarding engine, formerly a lookaside engine, has been reimplemented as a full in-line device with dedicated intellectual-property blocks for classification. Its speed has allowed SafeNet to implement three versions of the 51xx family: The 5140 supports bidirectional 45-Mbit/second T3 channels; the 5150 supports bidirectional Fast Ethernet; and the 5160 supports bidirectional 155-Mbit OC-3 lines.
The ARM core can handle higher-layer tasks like Transport Layer Security, so that Secure Sockets Layer (SSL) virtual private networks can be implemented with ARM, even as the in-line processor handles IPsec and other protocols. Anderson said the small and midsize business market is demanding very small systems that can simultaneously handle IPsec, firewall, bulk encryption and SSL VPN.
Interfaces for the processor include dual GMII, PCI-X, 32-bit DDR DRAM, 32-bit SRAM, I2C, GPIO and USB 2.0 On-the-Go.
The three processors are sampling now. SafeNet is also offering evaluation boards, and its QuickSec Unified software as a preintegrated option with chip sets to provide multilayer security applications.
| |
- - | |
Related News
- Digital Core Design Presents DAES XTS Cryptographic CPU for Unparalleled Security
- Andes Technology Corporation Announces Most Advanced Embedded Security Based on Physical Unclonable Functions From Intrinsic-ID Inc. for Its Secure CPU/MCU Cores
- Crypto Quantique publishes independent cetome analysis on streamlining CRA compliance with the QuarkLink security platform
- Secafy selects Siemens' EDA tools for innovative hardware security development
- Cycuity Collaborates with SiFive and BAE Systems to Demonstrate Advanced Microelectronics Design Supply Chain Security
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |