ESL providers get practical
EE Times: ESL providers get practical | |
Richard Goering (10/17/2005 10:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=172300907 | |
A quiet shift is emerging in electronic system-level design. Rather than look to upend existing methodologies, ESL providers are moving toward practical tools that solve real and immediate problems. Two or three years ago, the debate was over whether RTL designers would abandon VHDL and Verilog and move up to C-language design. Designers recoiled at the prospect. That debate has now largely gone away, although some large consumer design companies are starting to use C language synthesis. Today, SystemC is becoming widely adopted for transaction-level modeling. The purpose is to speed verification and architectural modeling, not to replace RTL design with something new. SystemC has thus come to address an immediate problem: RTL simulation is too slow. One practical ESL tool is Calypto Design Systems' SLEC. This sequential equivalency checker can verify that an RTL block is functionally equivalent to a higher-level block and that two sequentially different versions of an RTL block are equivalent. No need to change methodologies or languages, or even go above RTL. Other examples AccelChip's DSP Synthesis works from Matlab descriptions and recently added a capability that can automatically infer the macroarchitecture for mathematical functions for which it produces RTL code. No new language here; Matlab already has tens of thousands of users. If a designer can look at a tool and say, "Hey, I can understand that," it has a chance. There's little interest in labels like ESL, and less in changing methodologies-but lots of interest in anything that helps solve a problem. Richard Goering is Design Automation editor for EE Times. Send comments and questions to rgoering@cmp.com.
| |
- - | |
Related News
- Atrenta Announces "SpyGlass(R) Clean" Flow with Leading ESL Synthesis Providers
- Bluespec Updates ESL Synthesis Toolset; Offers Improved Verilog RTL Output for Practical IP Delivery Vehicle
- Arm PCs Get a New Lease on Life
- Accellera Announces IEEE 1666™-2023 Standard Available Through IEEE GET Program
- CEVA Bluetooth® 5.4 IP Achieves SIG Qualification, Includes New Features to Address Rapidly Growing Electronic Shelf Label (ESL) Market
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |