SynTest Receives "Multiple-capture DFT system for scan-based integrated circuits" Patent for At-Speed Scan/BIST Invention
The patented invention is in general referred to as "staggered skewed-load" or "staggered launch-on-shift". It is a method for providing true at-speed testing for synchronous and asynchronous multi-clock, multi-frequency domains. The method provides ordered capture clocks to detect or locate faults within multiple clock domains and faults crossing clock domains in an integrated circuit during at-speed BIST or at-speed scan-testing.
The major benefit of this patented DFT scheme is the reduction in the number of ATPG patterns compared to the traditional one-hot DFT scheme for multi-clock, multi-frequency designs. The resultant compaction of 3x-10x translates directly into test cost savings.
About SynTest:
SynTest Technologies, Inc., established in 1990, develops IPs for advanced design-for-test (DFT) and design-for-debug/diagnosis (DFD) applications and markets them throughout the world, to semiconductor companies, system houses and design service providers. The company has filed more than 20 US patents. The Company's products improve an electronic design's quality and reduce overall design and test costs. Various applications that use these IPs include logic BIST, memory BIST, boundary-scan synthesis, Scan/ATPG with test compression, concurrent fault simulation, silicon debug and diagnosis. The company headquartered in Sunnyvale, California, has offices in China, Taiwan, Korea and Japan, and distributors in Europe and Asia including Israel. More information is available at www.syntest.com.
|
Related News
- Cellnetrix offers secure embedded operating system for Cortus-based M2M and IoT integrated circuits
- GigOptix Receives Approximately $500,000 Funding to Enable New Era of Ultra Fast Hybrid Silicon-Organic Integrated Circuits Based on Proprietary Polymer
- LogicVision Announces Production Release of Memory Built-In Self-Repair and ScanBurst At-Speed Scan Solution Integrated With Mentor Graphic's FastScan and TestKompress
- Cypress Delivers Programmable System-on-Chip(TM) (PSoC(TM)) with Integrated Full-Speed USB
- Palmchip Receives Key System-on-Chip Patent
Breaking News
- Siemens expands industry-leading IC verification portfolio through acquisition of OneSpin Solutions
- Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution
- Synopsys AI-Driven Design System Enables Renesas to Achieve Breakthrough in Productivity
- TSMC Reports First Quarter EPS of NT$5.39
- Nestwave Secures Additional Capital to Accelerate Deployment of Low-Power Geolocation Solutions for the IoT
Most Popular
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- OpenFive Tapes Out SoC for Advanced HPC/AI Solutions on TSMC 5nm Technology
- China lawsuits threaten Nvidia-Arm deal
- DVB-S2X/S2/S/T2/T/C Combo Demodulator/Decoder IP Core licensed to an Asia's leading TV Semiconductor Company
- Globalfoundries CEO Caulfield Stands Up for the 70%
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |