Tools help harness multicore power
(11/07/2005 10:00 AM EST)
While the benefits of multiple cores have been well-documented, the programming tools have not-until now
The move toward multiple processors on a single chip, on a single board and in a single system to provide more features and speed at lower power may have solved certain embedded-hardware design problems. But for software developers and vendors, embedded multiprocessing presents a daunting set of challenges.
In contrast with the familiar balanced, symmetric and homogeneous multiprocessing environment of servers and large computer systems, the embedded and mobile-appliance world can require the developer to program a heterogeneous and unbalanced mix of RISC, DSP and network architectures, operating asymmetrically.
At recent conferences, hardware developers have bemoaned the lack of suitable tools and building blocks for software development in multicore environments. Many embedded-software vendors now say they have devised solutions to most of the immediate problems. The big question is where to go next as the cores used in multiprocessing designs increase in number and heterogeneity.
"As more processing elements are embedded into the silicon, the level of software complexity is outstripping the capability of traditional embedded-software tools to efficiently develop application software code and to manage the system," said Sven Brehmer, president and CEO at PolyCore Software Inc.
The problem is not a shortage but a surfeit of tools and building blocks, in the view of Robert O'Shanna, software engineering manager at Texas Instruments Inc.'s DSP Group. "With diverse solutions and no commonalities [among them], no industry standards on methods and procedures, vendors are beginning to appear with a wide range of OS- and hardware-specific solutions," O'Shanna said. "And those that offer some degree of platform independence require the use of frameworks and methodologies that are unfamiliar to many developers."
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- SureCore announces low power cryogenic memory technology that could help dramatically cut data centre power usage
- sureCore announces range of off-the-shelf, ultra-low power memory IP to help fast-track power critical designs
- Atmosic Technologies Extends Controlled Energy Harvesting Technology to Harness Photovoltaic Power for IoT Device Connectivity
- Synopsys and Arm Extend Collaboration to Improve Power, Performance, and Time to Results for Arm's Latest IP and Synopsys Tools
- DeepGlint Harness the Power of CEVA-XM4 Imaging and Vision Platform for Intelligent Video Analytic and ADAS Solutions
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation