Initial Ballot to Make e Language an IEEE Standard Passes Overwhelmingly
Vote For IEEE P1647Draws Nearly 100% Support; e Language Continues Accelerated Path Toward Final Standardization on March 28
SAN JOSE, Calif. , November 14, 2005 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that the IEEE sponsor ballot for P1647 e standardization passed overwhelmingly, paving the way for ratification in March.
The ballot by the sponsors of the proposed standard closed Oct. 27 with 55 votes supporting the proposal, no opposing votes and one abstention. Editorial comments will now be addressed and the ballot will be recirculated for final ballot approval before it is submitted to the IEEE-SA RevCom for ratification March 28.
The balloting group represented more than 12 companies and five universities, with participants possessing a wide range of expertise. There was strong geographic support for the ballot, with representation across North America, Europe and fast-growing technology centers in Eastern Europe.
Cadence supported the measure in response to user demand for a proven, standard verification language. The e language is an extremely powerful and mature system-level verification language that is in use today by an overwhelming majority of industry leaders in consumer electronics, telecommunications, semiconductors and IP. By standardizing the language within IEEE and opening it up to development, customers will benefit as a burgeoning marketplace of new e-based tools joins market-leading products like Cadence Specman Elite®, which has been used to verify thousands of designs. These complementary technologies will move to market faster because of the openness and stability provided by an IEEE-approved standard.
"The standardization of e is an important milestone for us," said Cristian Amitroaie, founder of AMIQ Consulting. "We are the first provider of an e parser, in addition to services and tools for the e language. Stability and recognition afforded by the IEEE standardization acts as a catalyst to broaden our market opportunities. We invested in the e parser to speed-up the development of e-related design automation tools in the context of an established standard. We expect this investment to show its value."
"As a leader in the development of verification IP and methodologies, we are very pleased to see the rapid progress made by the P1647 in the standardization of the e language" said Stylianos Diamantidis, managing director of Globetech Solutions. "Our customer base has long appreciated the value of e and e-based methodologies for solving the most difficult verification problems. Now with e becoming an IEEE standard they are assured of a long and stable future for the IP and methodologies that they have invested in."
"Cadence is extremely happy with the strong show of support for the e standard," said Victor Berman, director of Language Standards at Cadence. "The diligent effort of the working group has resulted in a draft standard of the highest quality, and the ballot group showed its understanding of this quality by its overwhelming endorsement. We would like to thank them for their efforts."
For more information visit www.ieee1647.org.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- New IEEE 1149.1-2012 JTAG standard, supporting re-usable IC test structures passes ballot
- IEEE Ratifies First Open 'e' Language Standard for Verifying Complex System-on-Chip Designs
- IEEE Publishes Standard Revision for SystemVerilog - Unified Hardware Design, Specification and Verification Language
- Accellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
- IEEE Approves Revised IEEE 1666 "SystemC Language" Standard for Electronic System-Level Design, Adding Support for Transaction-Level Modeling
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |