Love-hate relationship: EEs and IP
(12/12/2005 9:00 AM EST)
There's an inherent contradiction in how engineers think about intellectual property. On the one hand, they seek out IP, expecting it to reduce their design time, resource requirements and risk. On the other hand, they believe that adopting external IP will introduce unknown risks into the design. They assume, based on prior experience, that the IP will not function entirely as described, that it will not drop smoothly into the chip design, that it will require some tweaks to work in their tool flow and that the verification support for the block may be, at best, lame.
So what is going on here? Are engineers simply irrational about IP? Not really.
Knowing that IP is necessary in order to meet schedules, engineers find it. But knowing that integrating the IP will not be a pushbutton process, they search at least as much for a vendor that will work with them on integration and verification as for exactly the right piece of IP. In fact, they may ask a trusted vendor to develop a block it doesn't currently offer.
The centrality of vendor relationships was one of a number of interesting points that emerged from our study of intellectual-property selection habits. Another was simply the pervasiveness of the problem-solving ethos in which engineers are trained. In our focus groups, many engineers said their approach to IP selection was quite ad hoc. Yet in the large-sample study, we learned that even those who thought they were having an easy time of it followed essentially the same process as those who considered the problem difficult and approached it formally.
E-mail This Article | Printer-Friendly Page |
Related News
- Valens Semiconductor and Intel Foundry Services Announce Strategic Relationship for Next Generation A-PHY Product
- Avery Design Partners with Marquee Semiconductor to Provide Sales, Support in India, and Deepens its Relationship to Prime Marquee's SoC Solution Platform
- Spectral & NSCore Announce Strategic Relationship that Significantly Expands Access and Distribution of MTP/OTP Memory Compilers to accelerate SOC integration of NVRAM & Low Power SRAMs for IOT applications
- Crossbar Announces Licensing Relationship Agreement With Microsemi
- SiFive and Microsemi Expand Relationship with Strategic Roadmap Alignment and a Linux-Capable, RISC-V Development Board
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports