Love-hate relationship: EEs and IP
(12/12/2005 9:00 AM EST)
There's an inherent contradiction in how engineers think about intellectual property. On the one hand, they seek out IP, expecting it to reduce their design time, resource requirements and risk. On the other hand, they believe that adopting external IP will introduce unknown risks into the design. They assume, based on prior experience, that the IP will not function entirely as described, that it will not drop smoothly into the chip design, that it will require some tweaks to work in their tool flow and that the verification support for the block may be, at best, lame.
So what is going on here? Are engineers simply irrational about IP? Not really.
Knowing that IP is necessary in order to meet schedules, engineers find it. But knowing that integrating the IP will not be a pushbutton process, they search at least as much for a vendor that will work with them on integration and verification as for exactly the right piece of IP. In fact, they may ask a trusted vendor to develop a block it doesn't currently offer.
The centrality of vendor relationships was one of a number of interesting points that emerged from our study of intellectual-property selection habits. Another was simply the pervasiveness of the problem-solving ethos in which engineers are trained. In our focus groups, many engineers said their approach to IP selection was quite ad hoc. Yet in the large-sample study, we learned that even those who thought they were having an easy time of it followed essentially the same process as those who considered the problem difficult and approached it formally.
E-mail This Article | Printer-Friendly Page |
Related News
- Valens Semiconductor and Intel Foundry Services Announce Strategic Relationship for Next Generation A-PHY Product
- Avery Design Partners with Marquee Semiconductor to Provide Sales, Support in India, and Deepens its Relationship to Prime Marquee's SoC Solution Platform
- Spectral & NSCore Announce Strategic Relationship that Significantly Expands Access and Distribution of MTP/OTP Memory Compilers to accelerate SOC integration of NVRAM & Low Power SRAMs for IOT applications
- Crossbar Announces Licensing Relationship Agreement With Microsemi
- SiFive and Microsemi Expand Relationship with Strategic Roadmap Alignment and a Linux-Capable, RISC-V Development Board
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process