English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
BitSim and Ericsson signs Master Agreement
December 16, 2005 -- Ericsson and BitSim now strengthen their existing cooperation through the Master agreement where BitSim supplies qualified Electronic Design services.
"The agreement enables BitSim to work closer with Ericsson's design teams supporting the projects with leading edge competence" says Anders Sivard, CEO of BitSim AB.
BitSim is a leading consultant and design house in Sweden focusing on electronic design and embedded SW for Board and Chip development. The company has one of Sweden's largest independent electronics development groups.
Four key areas are Chip Design, Digital Signal Processing, High-Speed Design, and Video/Graphics.
"The agreement enables BitSim to work closer with Ericsson's design teams supporting the projects with leading edge competence" says Anders Sivard, CEO of BitSim AB.
BitSim is a leading consultant and design house in Sweden focusing on electronic design and embedded SW for Board and Chip development. The company has one of Sweden's largest independent electronics development groups.
Four key areas are Chip Design, Digital Signal Processing, High-Speed Design, and Video/Graphics.
|
||||||
Related News
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- Altair Signs Agreement to Acquire Metrics Design Automation Inc. Expands Footprint in EDA Industry
- Consortium led by Crosshill Oy signs defense technology development agreement for F-35 Program with Lockheed Martin
- Weebit Nano signs Tier-1 licensing agreement; on track to generate first IP revenues in 2023
- Huawei and Ericsson Sign Long-Term Patent Cross-Licensing Agreement
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |