STMicro doubles speed of 16-bit MCU, adds DSP functions
![]() |
STMicro doubles speed of 16-bit MCU, adds DSP functions
By Semiconductor Business News
September 29, 2000 (8:32 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000929S0035
GENEVA--STMicroelectronics here today announced a new 16-bit microcontroller core, based on a chip architecture that enables most instructions to be executed in a single clock cycle. The new core--called Super10--doubles the execution speed of existing ST10 microcontrollers in such applications as hard-disk drives, automotive electronics and consumer systems, said STMicroelectronics. The company said it has also added digital signal processor (DSP) instructions to the Super10 core for real-time control. Two local register banks in the new core enable it to respond quickly to interrupts and offer zero-cycle context switching capability. STMicroelectronics said it has developed a new interrupt function, called Interrupt Jump Cache, to reduce the time it take to service routines. The function allows the interrupt controller to transfer a 24-bit start address to the central processing unit for the service routine without time overhead. The core has been specifically developed for embedding in system-on-chip designs and is fully synthesizable for a number of process technologies, said the European chip company. Currently the core is available for STMicroelectronics' 0.18-micron process technology. STMicrolectronics said The Super10 core can be operated with speeds up to 150 MHz and it is designed for power consumption in the 0.2-to-0.5-mW-per-MHz range, making it suitable for portable applications in digital still cameras, portable disk drives and personal digital assistants (PDAs).
Related News
- CMX Systems announces unique, embeddable SNMP functionality for CMX-MicroNet TCP/IP stack for 8-bit, 16-bit and DSP processors
- Oki licenses 16-bit general-purpose core from DSP Group
- Improv moves Jazz DSP core into high-volume 16-bit markets
- Brite Launches High-Precision 16 bit SAR ADC
- Cambridge Consultants XAP5 core sets new standard for 16-bit processors
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |