English
Stacked SRAM cells support programmable startup
Peter Clarke, EE Times
(12/23/2005 11:15 AM EST)
LONDON — Viciciv Technologies Inc. is a startup company that appears to be preparing to enter the FPGA or programmable ASIC market, using patented stacked SRAM cell technology.
The company has been assigned a patent that appears to cover the construction of an SRAM inverter pair stacked vertically or with the SRAM laid out in single plane stacked on top of logic transistors.
At its website Viciciv (Sunnyvale, Calif.) claimed its goal is to create a “new paradigm for ASIC and ASSP design” It also claimed to have an innovative technology to simplify system design with time to market, ease of use, low cost and high performance ASICs. However, no details are provided at the website.
(12/23/2005 11:15 AM EST)
LONDON — Viciciv Technologies Inc. is a startup company that appears to be preparing to enter the FPGA or programmable ASIC market, using patented stacked SRAM cell technology.
The company has been assigned a patent that appears to cover the construction of an SRAM inverter pair stacked vertically or with the SRAM laid out in single plane stacked on top of logic transistors.
At its website Viciciv (Sunnyvale, Calif.) claimed its goal is to create a “new paradigm for ASIC and ASSP design” It also claimed to have an innovative technology to simplify system design with time to market, ease of use, low cost and high performance ASICs. However, no details are provided at the website.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Korean Ministry of SMEs and Startups selects Arm Flexible Access to support local startup companies
- Startup Runs AI in Novel SRAM
- Sidense Demonstrates Working One-Time Programmable (OTP) Bit Cells in TSMC 16nm FinFET Technology
- Startup Slashes SRAM Power With Standard Logic Process
- Xilinx Extends Leadership in Avionics with Certifiable, All Programmable Design Solutions and Dedicated Support
Breaking News
- Arm Total Design Ignites Growing Ecosystem of Arm-based Silicon for a Sustainable AI Datacenter
- Codasip unveils versatile automotive-grade embedded RISC-V core
- Arteris Network-on-Chip Tiling Innovation Accelerates Semiconductor Designs for AI Applications
- CEA-Leti Launches OpenTRNG, an Open-Source Project For True Random Number Generators Using Ring-Oscillator-Based Architectures
- Agile Analog announces MoU to support new Southern Taiwan IC Design Industry
Most Popular
- September foundry sales: a tale of differing fortunes
- Intel, TSMC to detail 2nm processes at IEDM
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs