NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Agilent: New SOC Tester Starts at $1,500 per Pin
Agilent: New SOC Tester Starts at $1,500 per Pin
Palo Alto, CA - September 27, 2000--Agilent Technologies, Inc. introduced a new model into its 93000 SOC Series Test System family, featuring full compatibility with the existing SOC test series at the price of $1,500 per pin.
"We are offering yet another scalable model to reduce cost of test in response to those companies that are concerned about the economies of test," said John Scruggs, senior vice-president and general manager of Agilent's Automated Test Group. "At $1,500 per pin, the C200e carries a radically low price point and boasts the lowest capital cost of any platform SOC test system on the market, yet can still expand to meet a manufacturer's evolving needs."
Along with the C200e, Agilent will release the new C400e. Like the C200e, the C400e is compatible with existing models, offers increased capabilities and excels at testing high-complexity and high-speed devices including PC graphics, high-end DSPs, high-speed chipsets and ASICs. Additionally, the C200e and C400e are well suited for both structural test techniques, such as scan and built-in self-test, and functional testing, the company said.
For more information contact:
Agilent Technologies Inc.
Palo Alto, CA
www.agilent.com
Related News
- M31 earned NT$12.16 per share in 2022 and approved dividend of NT$8 in cash and NT$1 equivalent in stock
- Magillem raises US$ 1 500 000 on Euronext Paris Free Market in secondary offering led by ARKEON FINANCE
- Virage Logic Reports Second-Quarter Fiscal 2006 Results; Revenues up 11% and Royalties up 46% Sequentially; GAAP EPS of $0.01, Including $0.05 Per Share of After-Tax Stock-Based Compensation Expense
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Seven Years of Uninterrupted Growth: Andes Technology Achieves Milestone Annual Revenue Exceeding NT$1 Billion
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |