Leakage takes priority at 65 nm
(01/16/2006 10:00 AM EST)
As the first reports on 65-nanometer design come in from the field, the good news is that there don't appear to be any problems at 65 nm that weren't there are 90. The bad news is that some of the problems that plagued 90 nm get much worse at the new node.
Designers who have completed 65-nm projects generally identify leakage current as the biggest problem, and they're turning to a variety of strategies to manage power, including multiple voltage thresholds and voltage "islands."
"Clearly the threshold leakage and gate leakage are getting significantly worse. New design techniques have to be adopted," said Dermot Barry, general manager for the system IC business unit at design services firm Silicon & Software Systems (S3).
Design-for-manufacturability (DFM) also becomes a bigger issue at 65 nm because process variations worsen, sources said. And signal integrity problems grow as wiring gets denser.
On the manufacturing side, resolution enhancement technology (RET) becomes more complex at 65 nm, said Peter Rickert, technology development manager at Texas Instruments Inc. And process variations have much more impact. "A plus/minus 1-nm variation is a much higher percentage at 65 nm, where we might be talking about a 40-nm gate length, vs. 50 or 60 at 90 nm," Rickert noted.
E-mail This Article | Printer-Friendly Page |
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Standard Cells reducing leakage 40 to 60 times at 90 and 65 nm from Dolphin Integration
- Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing