English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
CEO interview: with Andre Auberton-Herve of Soitec
Peter Clarke, EE Times
(01/19/2006 9:55 AM EST)
Andre-Jacques Auberton-Herve has led Soitec SA from its beginnings as a technology startup chartered to commercialize silicon-on-insulator wafer manufacturing developed at the LETI laboratory in Grenoble, France.
Peter Clarke interviewed Auberton-Hervé and found him in ebullient mood, after the company had posted its sales figures for the third quarter and first nine months of its financial year. The numbers showed the company reaping the benefit of increasing use of SOI manufacturing processes by such companies as Advanced Micro Devices Inc and IBM Corp.
(01/19/2006 9:55 AM EST)
Andre-Jacques Auberton-Herve has led Soitec SA from its beginnings as a technology startup chartered to commercialize silicon-on-insulator wafer manufacturing developed at the LETI laboratory in Grenoble, France.
Peter Clarke interviewed Auberton-Hervé and found him in ebullient mood, after the company had posted its sales figures for the third quarter and first nine months of its financial year. The numbers showed the company reaping the benefit of increasing use of SOI manufacturing processes by such companies as Advanced Micro Devices Inc and IBM Corp.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Interview with Xiphera CEO - Adapting to Market Changes
- CEO interview: Coby Hanoch, Weebit Nano on ReRAM for AI
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- CEO Interview: Charlie Janac of Arteris -- "Pick a Viable Path, Don't Give Up"
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation