55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Xelic Announces Family of SONET/SDH Transport Processor Cores for Integration into FPGA or ASIC Networking Applications
Xelic Transport Processor cores are available for OC-3 (XCS3F), OC-12 (XCS12F), OC-48 (XCS48F), OC-192 (XCS192F), and OC-768 (XCS768F) data rates. The SONET/SDH Transport Processor Cores perform section and line overhead processing, align incoming SONET/SDH frames and provide overhead interpretation with error detection and performance monitoring. The cores contain independent transmit and receive processors with optional dedicated external ports for overhead insertion and extraction. A generic register interface is implemented for access and configuration of internal memory mapped locations.
“The Xelic family of SONET/SDH Transport Processor Cores is an integral part of our flexible product offering to provide stand alone functionality and configurable integration with other cores for functions such as SONET/SDH framers with pointer processing targeted for networking applications.” said Doug Bush, Director of IP Development at Xelic.
Xelic cores are developed using a modular architecture allowing customers to choose only the functions required for their system application; this yields increased flexibility in the partitioning of the overall system.
Cores are available from Xelic under a variety of flexible licensing terms and come complete with full documentation and a comprehensive suite of self-checking tests. Core customization and integration services are also available.
Xelic is a privately held Networking Intellectual Property provider and Engineering Services Company. Xelic offers standards based IP for SONET/SDH, Digital Wrapper, Generic Framing Procedure, Packet over SONET (POS), and Forward Error Correction applications. Xelic’s Engineering Services include Product Definition, ASIC/FPGA Development, System Design, Board Design, Firmware Design, and full turnkey solutions. Xelic was founded in January of 2002 and is based out of Rochester, NY. For more information about Xelic, please visit www.xelic.com.
|
Related News
- Xelic Announces SONET/SDH Tributary Payload Processor Core Availability for Integration into ASIC or FPGA Networking Applications
- Xelic Announces Frame Mapped Generic Framing Procedure Core Availability for Integration into ASIC or FPGA Networking Applications
- Xelic Announces Successful Integration of Industry's First 40Gb/s SONET/SDH Framer Core into Customer Equipment
- Agere Systems Licenses ARM11 Processor Family for Integration into High-Performance Networking System-On-A-Chip Applications
- GDA Introduces Industry’s First Complete Family of HyperTransportTM IP Cores for ASIC Integration and FPGA-based Solutions
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |